Назад
Company hidden
3 дня назад

Senior Staff FPGA/Firmware Design Engineer (Semiconductor)

121 400 - 181 800$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Staff FPGA/Firmware Design Engineer (Semiconductor): Designing and architecting FPGA logic and firmware for on-board subsystems supporting chip test infrastructure, participating in hardware board development and lab testing. Focus on achieving timing closure, validating and debugging FPGA designs, and collaborating on system-level diagnostics.

Location: Santa Clara, CA

Salary: $121,400–$181,800 per annum

Company

hirify.global provides semiconductor solutions essential for data infrastructure across enterprise, cloud, AI, and carrier architectures.

What you will do

  • Architect and develop FPGA logic and integrate common code blocks into designs.
  • Simulate, validate, and achieve timing closure on FPGA designs.
  • Debug board problems with a focus on FPGA debug levels.
  • Collaborate with internal firmware/software teams on implementing system-level diagnostics and bringing up prototypes.
  • Develop and implement test plans.
  • Contribute to formal design processes, including requirements management and documentation.

Requirements

  • Bachelor CE/EE degree (MS preferred) in Electrical Engineering, with 5+ years of experience in data communication systems or similar field.
  • Proficiency in FPGA architecture, design, modeling, simulation, and verification.
  • Expertise in Verilog and experience with FPGA design tools such as Vivado.
  • Experience with serial (I2C/I3C/SPI/MDIO/PMBUS) and parallel (APB, AXI) communication buses.
  • Strong knowledge and application of high-speed design methodologies for FPGA logic and solid understanding of digital design principles.
  • Proficiency in the complete flow of CAD design tools such as Cadence, Concept, Allegro, and constraint-driven design methodologies.
  • Working knowledge of circuit design and layout techniques.
  • Strong working knowledge of Windows environment and scripting using shell scripts, TCL, Python.
  • Applicants must be eligible to access export-controlled information under U.S. export control laws and regulations.

Culture & Benefits

  • Total compensation package includes a base salary, bonus, and equity.
  • Health and financial well-being benefits, including flexible time off and 401k.
  • Additional benefits include a year-end shutdown, floating holidays, and paid time off to volunteer.
  • Using AI tools (e.g., ChatGPT, CoPilot) during interviews will lead to disqualification.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →

Текст вакансии взят без изменений

Источник - загрузка...