Назад
Company hidden
7 дней назад

ASIC Verification Engineer

109 700 - 175 500$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
ASIC Verification Engineer (SystemVerilog/UVM): Building reusable verification infrastructure, testbenches, coverage plans, and regression flows for complex ASIC products with an accent on assertion-based verification, coverage closure, and first-pass silicon success. Focus on designing scalable UVM environments, debugging constrained-random tests, managing regressions, and verifying ARM and AMBA-based subsystems.

Location: Fort Collins, Colorado, United States of America; onsite

Annual base salary: USD 109,700.00–175,500.00, plus discretionary annual bonus and equity awards.

Company

hirify.global develops a diverse portfolio of ASIC products and provides semiconductor technology solutions.

What you will do

  • Design, implement, and maintain scalable, reusable ASIC verification infrastructure.
  • Develop SystemVerilog/UVM testbenches with reference models, checkers, monitors, scoreboards, and targeted firmware code.
  • Create verification plans from architectural specifications and execute directed and constrained-random tests for complex ASIC IP blocks.
  • Track functional and code coverage, write SystemVerilog Assertions, and identify corner-case design bugs.
  • Manage design databases and official releases, automate regression runs, triage failures, and track performance.

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field plus at least 8 years of relevant ASIC verification experience, or a related Master’s degree plus at least 6 years of relevant experience.
  • Strong proficiency in SystemVerilog, Verilog, and SystemVerilog Assertions.
  • Hands-on experience building UVM testbenches from scratch.
  • Deep understanding of the front-to-back ASIC design and verification lifecycle, including pre-silicon simulation, debugging, and coverage closure.
  • Strong programming skills in C/C++ and scripting expertise in Python, Perl, or Tcl for environment automation and regression sorting.

Nice to have

  • Familiarity with ARM processor architectures and AMBA protocols such as AXI, AHB, and APB.
  • Exposure to Digital Signal Processing algorithms and translating them into hardware verification reference models.

Culture & Benefits

  • Full-time employment in Fort Collins, Colorado.
  • Medical, dental, and vision plans; 401(k) participation with company matching; and an Employee Stock Purchase Program.
  • Employee Assistance Program, company-paid holidays, paid sick leave, vacation time, and applicable paid family leave.
  • Discretionary annual bonus, competitive new-hire equity grant, and annual equity awards, subject to applicable plans and agreements.
  • Equal opportunity employment is provided in accordance with applicable federal, state, and local law.

Hiring process

  • First-time applicants must create a candidate login account before applying.
  • Applicants with an existing candidate account must sign in before applying.
  • Applicants located outside the USA must provide a home address for future correspondence.

Будьте осторожны

Если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого. Это мошенники. Обязательно жмите «Пожаловаться» или пишите в поддержку. Подробнее в гайде →