aipythonperlshellsystemveriloguvmcpu architectureconstrained random verification
Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
развернуть
$86к-148к/год
$80к$80кмедиана$100к
По похожим ролям (14) ~ $80к/год
На СНГ рынке: $1.3к/мес ($1.2к - $1.3к)
88
Хорошая вакансия
развернуть
Чётко описанная роль верификации CPU в крупной полупроводниковой компании даёт практический опыт с востребованными инструментами и поддержку для выпускников.
Актуальные технологии
Поддержка выпускников
Чипы для ИИ
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Design Verification Engineer (CPU): Verifying CPU cores and related subsystems with an accent on SystemVerilog, UVM, constrained-random testing, and coverage-driven verification. Focus on interpreting microarchitectural specifications, analyzing coverage gaps, and automating regression flows with Python, Perl, or Shell.
Location: USA - Texas - Richardson; the role is based in Plano, Texas.
Expected salary: $86,000–$148,000 per year.
Company
hirify.global manufactures essential semiconductors and develops power-efficient, high-performance solutions for growth markets, including AI.
What you will do
Perform functional verification of CPU cores and related subsystems.
Interpret microarchitectural specifications and develop verification strategies and plans.
Create testbenches and directed or constrained-random test cases in SystemVerilog, C, and Assembly.
Use UVM-based environments for coverage-driven verification, analyze reports, and help close coverage gaps.
Automate regression and verification flows with Python, Perl, or Shell.
Collaborate with senior engineers and architects to ensure design quality and performance.
Requirements
Graduating with a Bachelor’s degree in Electronics Engineering, Electrical Engineering, Computer Engineering, Computer Science, or a related field from an accredited program.
Overall GPA of at least 3.0 and proven good academic standing.
Written and verbal English fluency required.
Hands-on experience with SystemVerilog, UVM, and constrained-random verification.
Familiarity with CPU architectures such as RISC-V, ARM, or MIPS, plus a basic understanding of cache and coherency concepts.
Strong scripting skills in Python, Perl, or Shell.
Strong analytical, problem-solving, written, verbal, and technical communication skills.
Self-motivated, collaborative, and able to contribute broadly to project goals.
Nice to have
Related internship or co-op experience.
Leadership experience in workplace, school projects, or competitions.
Interest in using AI tools and emerging technologies to improve productivity, workflows, and decision-making.
Project management, planning, organizational, innovation, execution, and ambiguity-navigation skills.
Exposure to RISC-V architecture; knowledge of AXI, ACE, or CHI interconnect protocols.
Experience with FPGA prototyping or emulation platforms.
Culture & Benefits
Full-time employment path for a 2027 new college graduate.
Accelerated training in a fast-paced environment with cross-functional opportunities and talent mobility.
Mentorship, networking, and leadership opportunities.
Work must be performed safely and responsibly while supporting Environmental, Health, Safety & Security programs.
Employment is subject to applicable pre-employment conditions and laws; reasonable accommodations are considered case by case.
Будьте осторожны
Если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого. Это мошенники. Обязательно жмите «Пожаловаться» или пишите в поддержку. Подробнее в гайде →