Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
развернуть
$110к-176к/год
$140к$160кмедиана$190к
По похожим ролям (49) ~ $160к/год
На СНГ рынке: $2.5к/мес ($1.9к - $3.1к)
86
Хорошая вакансия
развернуть
Роль четко сосредоточена на верификации ASIC и связана с разработкой чипов для ИИ и систем хранения данных; Company hidden дает сильную отраслевую платформу, но требуется разрешение на работу в США.
Только с правом на работу в США
Современный стек верификации
Разработка чипов для ИИ
?Серьезный уровень ответственности
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Staff IC Verification Engineer (ASIC): Developing verification environments for SoC and embedded IP used in AI and storage chips with an accent on SystemVerilog, UVM, coverage, and assertions. Focus on designing verification components, creating constrained-random and directed tests, closing coverage, and debugging simulation failures.
Location: Fort Collins, Colorado, USA; other location: Mendota Heights, USA. Must have legal authorization to work in the US; company-sponsored immigration support is not available.
Annual base salary: USD 109,700–175,500, plus discretionary annual bonus and equity opportunities.
Company
hirify.global's ASIC Product Division develops SoC and embedded IP for customer AI and storage chips.
What you will do
Develop verification environments using SystemVerilog and UVM.
Design UVM sequences, agents, scoreboards, and behavioral models.
Implement coverage and assertions and develop random and directed test cases to close coverage.
Analyze and debug simulation failures and coverage results.
Perform system- and sub-block-level verification as a highly productive individual contributor.
Requirements
Bachelor's degree in EE, CE, or CS with 8+ years of related experience, or a Master's degree in EE, CE, or CS with 6+ years of related experience.
Expertise in Verilog, VHDL, and SystemVerilog.
Experience designing constrained-random environments using UVM, OVM, or VMM.
Experience running and debugging HDL simulators.
Familiarity with object-oriented languages such as C++ or Java and proficiency with OOP techniques.
Excellent communication and interpersonal skills, including communication within a matrix organization.
Critical thinking and the ability to develop innovative solutions to complex engineering problems.
Demonstrated leadership skills and ability to act independently on new or special assignments.
Culture & Benefits
Full-time role within a high-performance design team.
Medical, dental, and vision plans.
401(k) participation with company matching and an Employee Stock Purchase Program.
Employee Assistance Program, paid holidays, paid sick leave, vacation time, and applicable paid family and other leave.
Annual bonus and new-hire and annual equity awards, subject to plan documents and award agreements.
Hiring process
First-time applicants must create a candidate login account before applying.
Existing candidates must sign in before applying; applicants outside the USA should provide a home address for future correspondence.
Будьте осторожны
Если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого. Это мошенники. Обязательно жмите «Пожаловаться» или пишите в поддержку. Подробнее в гайде →