pythonperlphysical designedatclstatic timing analysissemiconductorplace and routedigital implementationsignoff
Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
$106к-198к/год
$170к$190кмедиана$220к
По похожим ролям (50) ~ $190к/год
На СНГ рынке: $3к/мес ($2.9к - $3.1к)
86
Хорошая вакансия
развернуть
Чётко описанная старшая роль в Company hidden даёт глубокий опыт работы с передовыми технологиями проектирования микросхем, но помимо технической работы здесь есть задачи по внедрению продуктов.
Кликните для подробной информации
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
RTL2GDS Lead AE (Digital Implementation): Supporting customers with digital implementation and signoff using synthesis, place-and-route, and timing and power closure technologies with an accent on advanced-node physical design, PPA optimization, and design closure. Focus on guiding technical evaluations, improving EDA flows with Tcl or other programming languages, and collaborating with R&D to address customer requirements.
Location: San Jose, United States of America; onsite
Salary: $106,400–$197,600 annual salary in California, with potential bonus, equity, benefits, and OTE incentive compensation for sales positions.
Company
hirify.global develops technologies for digital design implementation, signoff, synthesis, place-and-route, and semiconductor engineering.
What you will do
Provide technical support to customers in backend digital design implementation and signoff, including place-and-route, design closure, and timing and power signoff.
Guide customers in using design technologies to achieve design goals and project schedules.
Conduct technical presentations, product demonstrations, technical evaluations, and benchmarks.
Collaborate with R&D to improve tools and methodologies in response to customer requirements.
Drive adoption of hirify.global tools and technologies.
Amend and augment implementation flows using Tcl or other programming skills, and capture best practices from evaluations and benchmarks.
Requirements
At least 5 years of industry experience in physical design.
Strong knowledge of digital design fundamentals, semiconductor fundamentals, and static timing analysis.
Experience with IC digital implementation flows and backend EDA tools, including place-and-route, IR drop, backend timing, and power closure.
Experience with advanced nodes of 10nm and below.
Hands-on scripting experience with Tcl, Perl, or Python.
Strong customer-facing communication, verbal and written communication, and problem-solving skills.
Personal drive for continuous learning and expanding professional skills.
BS degree in Computer Science, Computer Engineering, Electrical Engineering, or a related field.
Nice to have
MS degree in Computer Science, Computer Engineering, Electrical Engineering, or a related field.
Experience with frontend IC digital implementation flows and EDA tools, including synthesis, DFT, and logical equivalence checking.
Experience with hirify.global tools such as Genus, Innovus, Conformal, Tempus, Modus, or Voltus, or with ICC, ICC2, DC, or PrimeTime.
Experience with advanced nodes of 5nm and below.
Culture & Benefits
Customer-focused work with direct collaboration across customer, applications engineering, and R&D teams.
Paid vacation and paid holidays.
401(k) plan with employer match.
Employee stock purchase plan.
Medical, dental, and vision plan options.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →