Назад
Company hidden
5 дней назад

ASIC RTL Design Engineer (Wi-Fi SoCs)

Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
UK/Sweden
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
ASIC RTL Design Engineer (Wi-Fi SoCs): Designing and integrating digital ICs, IP blocks, subsystems, and SoCs from architecture and RTL implementation through verification and tape-out with an accent on low-power wireless technology, synthesis, timing, and design quality. Focus on optimizing energy-efficient ASIC designs, debugging LEC and VCLP violations, and coordinating SoC integration across architecture, verification, software, DFT, and implementation teams.

Location: Bristol, UK or Stockholm, Sweden

Company

hirify.global is a Norwegian fabless semiconductor company developing low-power wireless communication technology for IoT devices, including Bluetooth Low Energy, Thread, Zigbee, LTE-M/NB-IoT, and Wi-Fi.

What you will do

  • Design and develop digital ICs for Wi-Fi SoCs from requirements and architecture through RTL implementation and tape-out.
  • Design, integrate, and verify IP blocks, subsystems, and SoCs against functionality, performance, and quality targets.
  • Develop and maintain RTL code and verification environments for reliable silicon solutions.
  • Drive SoC integration with architecture, verification, software, DFT, and implementation teams.
  • Implement and optimize low-power design techniques and support ASIC and FPGA synthesis.
  • Maintain technical specifications and provide technical guidance and mentoring to other engineers.

Requirements

  • BSc or MSc in Electronics Engineering or a similar discipline.
  • Experience with digital IC design, verification, synthesis, static timing analysis, or pre-silicon prototyping.
  • Strong understanding of RTL design and verification, SoC implementation, synthesis, STA, clock-domain crossing, low-power/UPF, and DFT.
  • Strong proficiency in SystemVerilog, Verilog, and VHDL, with knowledge of the end-to-end digital design flow.
  • Experience running and debugging LEC and VCLP violations, functional verification, and coverage-driven sign-off.
  • Familiarity with Tcl, Python, Linux, and industry EDA toolchains; excellent written and verbal English communication skills.

Culture & Benefits

  • Professional and informal working environment with opportunities for continuous skills development.
  • Work alongside specialists in wireless technology and participate in varied technical projects.
  • Flexible working hours.
  • Medical insurance and family-friendly policies, insurance, and benefits.
  • Competitive salary with short- and long-term incentive plans.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →