Назад
Company hidden
9 дней назад

Physcial Design Engineer

Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Physcial Design Engineer (ASIC/SoC): Executing synthesis, place and route, static timing analysis, and physical verification for assigned ASIC partitions with an accent on timing convergence, low-power implementation, and sub-7nm technologies. Focus on closing EM/IR, driving LEC and signoff, developing TCL-based EDA flows, and resolving implementation issues with design teams and EDA vendors.

Location: Complete on-site at San Jose, California; must be able to travel to an Arrow client office location as requested.

Company

eInfochips, an hirify.global company, provides product engineering and semiconductor design services for connected products across multiple industries.

What you will do

  • Execute synthesis, place and route, and static timing analysis for assigned ASIC chip partitions.
  • Collaborate with architects, RTL designers, and DFT engineers to resolve implementation and signoff issues.
  • Close electromigration and IR issues and drive logical equivalence checking and physical verification signoff.
  • Identify physical design challenges and improve implementation methodologies, including PDN and EM/IR flows.
  • Troubleshoot implementation flows and work with EDA vendors to resolve tooling issues.

Requirements

  • Bachelor’s degree in electrical engineering, computer engineering, computer science, or a related technical field, or equivalent practical experience.
  • 7+ years of hands-on experience in physical design and implementation, including synthesis, place and route, timing convergence, and physical verification.
  • Proficiency with EDA tools such as Innovus, Tempus, and Quantus.
  • Experience with SoC design and implementation, low-power design techniques, and sub-7nm node technologies.
  • Strong TCL scripting skills for developing custom flows and methodologies with Cadence and Synopsys tools.
  • Ability to work fully on-site in San Jose, California.

Culture & Benefits

  • Medical, dental, and vision insurance.
  • 401(k) with matching contributions.
  • Short-term and long-term disability insurance.
  • Health Savings Account and Health Reimbursement Account options.
  • Paid sick leave, holidays, vacation, tuition reimbursement, and growth opportunities.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →