7 дней назад
Senior Validation Engineer (SerDes)
91 760 - 137 400$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior Validation Engineer (SerDes): Validating analog, mixed-signal, and silicon photonics components for high-speed networking PHY/SerDes IP and ICs with an accent on post-silicon characterization, bench data analysis, and system-level hardware. Focus on tuning circuits and adaptation algorithms under stressed PVT conditions, building engineering boards, and developing Python automation libraries.
Location: Santa Clara, California, United States
Salary: $91,760–$137,400 per year base pay
Company
develops semiconductor solutions for enterprise, cloud, AI, and carrier data infrastructure.
What you will do
- Represent system engineering while collaborating with digital, analog, and firmware teams to develop high-speed networking PHY/SerDes IP and ICs.
- Perform post-silicon validation, collect and analyze large bench datasets, and tune parameters to ensure product quality.
- Characterize electrical parameters and building blocks including transmitter jitter, CDR loops, CTLE, and PLLs.
- Tune peaking, bandwidth, FIFO, and adaptation algorithms to optimize operating margins under stressed PVT conditions.
- Support system-level hardware development, including PCB schematics and engineering boards, with SI and layout teams.
- Create, maintain, and own Python-based bench automation libraries.
Requirements
- Bachelor’s degree in Computer Science, Electrical Engineering, or a related field with 1–2 years of relevant experience, or a Master’s degree or PhD with no experience required.
- Strong knowledge of analog and mixed-signal systems.
- Solid understanding of modern high-speed PHY/SerDes technology.
- Strong programming skills in Python, Matlab, or similar languages.
- Strong teamwork, communication, analysis, and problem-solving skills.
- Eligibility to access export-controlled technology may be required; applicants may be subject to an export license review.
Culture & Benefits
- Opportunity to work on silicon photonics, optical electronics, and high-bandwidth networking technologies.
- Bonus and equity plan eligibility, including a new-hire equity grant and annual equity refreshers.
- Employee stock purchase plan with a two-year lookback.
- Family support programs and mental and physical health resources.
- Recognition and service awards.
Hiring process
- Interviews assess individual experience, thought process, and communication skills in real time.
- AI tools, transcription applications, automated note-taking bots, and real-time answer generators are not permitted during interviews.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
8 дней назад
Principal SerDes Bring-up Validation Engineer
185 000 - 240 000$
12 дней назад
Senior Photonics Design Engineer (Silicon Photonics)
164 470 - 232 190$
13 дней назад
Lead Analog IC Design Engineer (SerDes)
119 000 - 221 000$
8 дней назад
Engineer II - Digital ASIC Design (ASIC)
70 304 - 143 000$
7 дней назад
Senior Engineer I - Validation (ASIC)
70 304 - 140 000$
14 дней назад
Senior Engineer I - Systems
70 304 - 143 000$