Назад
Company hidden
16 часов назад

Senior Signal Integrity Engineer (Ethernet/PCIe)

Формат работы
hybrid
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
Israel
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Senior Signal Integrity Engineer (Ethernet/PCIe): Modeling and validating high-speed channels for Ethernet, PCIe, DDR, and memory interfaces across package and platform designs with an accent on electromagnetic simulation, PCB layout, and pre- and post-silicon analysis. Focus on sign-off simulation flows, measurement correlation, manufacturing variation analysis, lab debugging, and qualifying AI-based automation techniques.

Location: Hybrid role based in Petah-Tikva, Israel, with time split between the assigned Intel site and off-site work.

Company

Develops Ethernet products and infrastructure technologies for cloud services, telecommunications data centers, and connected computing systems.

What you will do

  • Model package and platform channel elements in 2D and 3D electromagnetic simulation tools for PCIe, Ethernet, DDR, and other high-speed and low-speed interfaces.
  • Lead signal integrity activities across multiple projects, including design reviews, interface specification analysis, and sign-off simulation flows.
  • Work with silicon design teams, system teams, pre- and post-silicon teams, and Hard IP vendors.
  • Correlate models using cross-section and electrical measurements, and analyze the impact of manufacturing variations on channels.
  • Perform hands-on laboratory experiments and measurements using oscilloscopes, VNA, TDR, BERT, and related equipment.
  • Identify and qualify AI-based automation solutions while providing technical leadership through debugging, reviews, and working groups.

Requirements

  • B.Sc. or M.Sc. in Electrical Engineering with more than 7 years of relevant signal integrity experience.
  • Proven signal integrity design experience in semiconductor ASIC development is required.
  • Experience with PCB technology and layout, including stack-up, routing, and advanced signal and power integrity considerations.
  • Hands-on experience with HFSS, CST, ADS, Simbeor, or equivalent EDA tools, plus Cadence Allegro, Mentor Expedition, or equivalent CAD tools.
  • Experience modeling and simulating Ethernet, PCIe, or DDR interfaces, along with high-speed, low-speed, and clock signal measurements.
  • Strong English communication skills are required for collaboration with design, evaluation, production, customer, marketing, and program teams.

Culture & Benefits

  • Hybrid work model combining on-site work at the assigned Israel site with off-site work.
  • Cross-functional collaboration with experienced design, system, manufacturing, and engineering teams.
  • Work on Ethernet infrastructure products supporting cloud and telecommunications data centers.
  • Shift 1 schedule in Israel.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →