Назад
Company hidden
9 дней назад

Quantum PDK Engineer (Quantum Computing)

166 500 - 290 000$
Формат работы
remote (только USA)
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Quantum PDK Engineer (Quantum Computing): Developing and validating process design kits, compact models, device libraries, test chips, and EDA integration for quantum devices and cryogenic control/readout ICs with an accent on device modeling, semiconductor manufacturing, and silicon correlation. Focus on automating design flows, validating DRC/LVS and simulation environments, analyzing variability and reliability, and enabling production-ready quantum design collateral.

Location: Offsite in the USA, Oregon

Salary: $166,500–$290,000 per year, determined by qualifications, experience, and location.

Company

hirify.global is a full-service semiconductor foundry providing design, development, and fabrication services for technology companies across a global manufacturing footprint.

What you will do

  • Develop, deploy, and maintain PDKs, including technology files, model files, rule decks, and runtime code for quantum devices and cryogenic control/readout ICs.
  • Create device libraries and parameterized cells, translating process rules and SPICE model specifications into design-ready implementations.
  • Support compact model development, parameter extraction, and correlation across TCAD, silicon data, and cryogenic characterization.
  • Integrate and validate PDKs in EDA environments, including LVS/DRC and simulation flows, while developing process automation tools.
  • Design test structures and test chips, execute QA and release validation workflows, and analyze variability, reliability, yield, and performance trends.
  • Document PDK releases and collaborate with device, process, integration, modeling, and EDA teams on customer-ready design enablement.

Requirements

  • BS degree in Electrical Engineering, Microelectronics, Physics, Computer Science, or a related field; MS preferred.
  • 12+ years of experience in semiconductor design enablement, PDK development, or EDA.
  • Strong knowledge of semiconductor device physics and electronic devices.
  • Experience with EDA tools such as Cadence Virtuoso or similar, device modeling, test structures, or silicon validation.
  • Familiarity with scripting languages such as Python, Tcl, or Perl and Unix/Linux environments.
  • Strong analytical, debugging, communication, teamwork, and problem-solving skills.

Nice to have

  • Experience with Cadence SKILL, PCell development, and PDK architectures.
  • Background in TCAD simulation, compact model correlation, variability modeling, SPC, or statistical analysis.
  • Experience with cryogenic electronics, low-temperature device behavior, quantum devices, superconducting systems, or quantum computing hardware.
  • Experience with EDA vendors or custom design flows.
  • Knowledge of ML/AI techniques applied to modeling or EDA workflows.

Culture & Benefits

  • Full-time employment with a semiconductor technology organization.
  • Work is performed offsite in Oregon, USA.
  • Commitment to workplace diversity, equal opportunity, and a safe working environment.
  • Reasonable accommodations are available during the employment process.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →