Назад
Company hidden
7 дней назад

ESD Design Expert (Semiconductors)

Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
France
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
ESD Design Expert (Semiconductors): Defining and deploying advanced ESD protection architectures for analog, mixed-signal, high-voltage, and automotive integrated circuits with an accent on robustness, validation, and semiconductor technology leadership. Focus on developing ESD methodologies, leading failure analysis and silicon debug, and applying simulation, automation, and AI-assisted design to improve first-pass-right results.

Location: Toulouse, France

Company

hirify.global develops semiconductor solutions for automotive and industrial applications.

What you will do

  • Define ESD protection strategies, architectures, and technology roadmaps for new product families.
  • Lead the design, optimization, and validation of on-chip ESD protection for analog, mixed-signal, high-voltage, and automotive integrated circuits.
  • Establish ESD design methodologies, rules, best practices, and reusable design libraries.
  • Lead ESD sign-off reviews, investigations, characterization campaigns, failure analysis, and root-cause assessments.
  • Collaborate with technology development, product lines, validation, package engineering, system architects, and EMC experts.
  • Develop simulation, modeling, automation, and AI-assisted methodologies while mentoring engineers and driving technical innovation.

Requirements

  • Master’s degree or Ph.D. in Electrical Engineering, Microelectronics, Semiconductor Physics, or a related field.
  • 10–20 years of experience in ESD protection design or analog/mixed-signal IC design.
  • Deep expertise in semiconductor device physics and analog integrated circuit design.
  • Experience with ESD and robustness standards including HBM, CDM, IEC 61000-4-2, ISO 10605, TLP, VF-TLP, latch-up, and system-level ESD requirements.
  • Experience with EDA simulation tools, device modeling, silicon debug, and chip-package-system interactions.
  • Experience leading technical projects and influencing cross-functional engineering teams.

Nice to have

  • EMC-aware analog design experience.
  • Experience with CMOS, BCD, SOI, FinFET, or high-voltage processes.
  • Automotive functional safety and high-reliability semiconductor experience.
  • Patents, technical publications, conference presentations, or industry contributions.
  • Knowledge of AI-assisted circuit design, automation, data analytics, or machine learning for semiconductor development.

Culture & Benefits

  • Technical leadership role within the ACC CTO organization.
  • Opportunity to influence ESD robustness strategy, semiconductor technologies, and product methodologies across the company.
  • Collaboration across global and multidisciplinary engineering teams.
  • Focus on innovation, continuous improvement, mentoring, and knowledge sharing.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →