Назад
Company hidden
10 дней назад

DfT Architect

Формат работы
onsite
Тип работы
fulltime
Грейд
lead
Английский
b2
Страна
Netherlands
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
DfT Architect (Semiconductor SoCs and IPs): Defining and governing design-for-test strategies and architectures for complex SoCs and IPs with an accent on scan, memory, analog, and mixed-signal testing. Focus on balancing test quality, cost, coverage, manufacturability, and production readiness while driving DfT implementation, silicon debug, and methodology innovation.

Location: Nijmegen, Netherlands

Company

hirify.global develops semiconductor products, including solutions for automotive and other connected applications.

What you will do

  • Define DfT strategies and architectures for complex SoCs and IPs, covering digital, memory, analog, and mixed-signal test.
  • Create and maintain DfT specifications, testability requirements, and acceptance criteria.
  • Lead DfT implementation teams and align system architects, designers, verification engineers, physical designers, product engineers, and test engineers.
  • Define test concepts, fault-modeling and coverage strategies, and support yield, DPPM, test-cost, and production-readiness analysis.
  • Support silicon bring-up, characterization, production ramp, and root-cause analysis of field and production failures.
  • Develop reusable DfT methodologies, influence EDA tool improvements, and contribute to technical working groups and industry best practices.

Requirements

  • MSc or PhD in Electrical Engineering, Computer Engineering, or a related discipline.
  • 15+ years of semiconductor development experience.
  • Previous experience as a DfT Architect, Lead Engineer, or Technical Lead, with delivery of complex SoC products from concept through production.
  • Strong knowledge of scan architecture, ATPG, test compression, JTAG, IEEE 1687, and IEEE 1149.x.
  • Experience with Memory BIST, Logic BIST, analog DfT, mixed-signal test, fault modeling, coverage analysis, silicon debug, diagnosis, and production test development.
  • Knowledge of automotive quality methodologies, RTL design and verification flows, and modern EDA tools from Synopsys, Cadence, or Siemens.

Culture & Benefits

  • Opportunity to influence technical direction across projects and business lines.
  • Responsibility for standardization, reuse, methodology development, and automation improvements.
  • Coaching, mentoring, training, hiring, and technical career-development responsibilities.
  • Participation in internal and external technical working groups.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →