5 дней назад
PCIe ASIC Design Engineer (AI/HPC)
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
PCIe ASIC Design Engineer (AI/HPC): Integrating and validating PCIe controllers in next-generation SoCs for high-performance AI and HPC networking with an accent on PCIe Gen4/Gen5/Gen6, silicon bring-up, and interconnect scalability. Focus on optimizing PHY, DMA, and transaction-layer performance, debugging RTL through silicon, and leading compliance and interoperability testing.
Location: Remote within the United States; the role is associated with ASIC Engineering in Austin, Texas.
Company
develops high-performance scale-out networking solutions for AI and HPC datacenters, integrating hardware, software, and system-level technologies.
What you will do
- Own end-to-end integration of PCIe IP into complex ASIC and SoC designs.
- Collaborate with IP vendors, architecture, verification, physical design, board, firmware, and software teams.
- Optimize PCIe performance from PHY tuning through DMA and transaction-layer efficiency.
- Contribute to IO and interconnect system architecture and microarchitecture for scalable HPC platforms.
- Lead PCIe silicon bring-up, lab validation, compliance, and interoperability testing.
- Debug RTL, gate-level, emulation, and silicon issues while mentoring junior engineers and defining development practices.
Requirements
- BS or MS in Electrical Engineering, Computer Engineering, or a related field.
- 10+ years of ASIC/SoC design experience focused on PCIe controller integration.
- Deep knowledge of the PCIe protocol stack, including PHY, MAC, TLP, DLL, configuration space, and link training.
- Experience with silicon bring-up, high-speed interface debugging, PCIe verification, performance tuning, and power-aware design.
- Experience with PCIe compliance testing, VCS or Questa, protocol analyzers, oscilloscopes, and Python, Perl, or TCL scripting.
- Strong verbal and written communication skills.
Nice to have
- PCIe Gen5/Gen6 and advanced retimer or switch experience.
- Exposure to CXL, CCIX, or other cache-coherent interconnects.
- Experience with AI/ML accelerator or datacenter architectures.
- Experience with ZeBu, Palladium, HAPS, or other emulation and prototyping platforms.
Culture & Benefits
- Flexible remote work environment within the United States.
- Cash compensation, equity, and performance-based incentives.
- Medical, dental, vision, disability, life, dependent-care, accidental-injury, and pet insurance.
- Paid holidays, sick time, bonding leave, pregnancy disability leave, and Open Time Off for eligible full-time exempt employees.
- 401(k) plan with company match.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
6 дней назад
Design Automation Engineer (Neuromorphic Computing)
122 440 - 232 190$
3 дня назад
Firmware Engineer (FPGA)
8 дней назад
Software Engineer - C++/Rust
Tenstorrent
3 дня назад
Senior SoC Design Verification Engineer (PCIe)
100 000 - 500 000$
4 дня назад
Principal ASIC Integration Engineer
UnimatchLab
4 часа назад
Hardware Lead (AI Device Architect)
10 000USDT