Назад
Company hidden
7 часов назад

DFT MBIST Staff Engineer (Semiconductors)

70 - 80$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
DFT MBIST Staff Engineer (Semiconductors): Implementing and verifying memory BIST flows for complex SoC designs using Synopsys SMS, VCS, and Vecgen with an accent on MBIST insertion, pattern generation, diagnostics, and memory repair. Focus on debugging RTL and timing-aware simulations, supporting silicon bring-up, and resolving post-silicon memory failures independently.

Location: United States

Salary: $70–$80 per hour

Company

hirify.global provides contract staffing for semiconductor product development roles.

What you will do

  • Perform MBIST insertion for complex SoC designs using Synopsys SMS.
  • Integrate and verify MBIST at the top level across designs with multiple memory instances.
  • Develop, execute, and debug RTL, no-delay gate-level, and timing-aware MBIST simulations using Synopsys VCS.
  • Generate and validate MBIST patterns with Vecgen and debug integration, RTL, and simulation issues.
  • Support silicon bring-up, characterization, post-silicon debug, and root-cause analysis of memory failures.
  • Collaborate with DFT, RTL, Physical Design, and Product Engineering teams and document implementation flows and findings.

Requirements

  • 8+ years of hands-on DFT experience with significant MBIST focus.
  • Strong experience with Synopsys MBIST SMS, preferably SMS5 and/or SMS6, and proficiency with Synopsys VCS.
  • Deep understanding of MBIST insertion, top-level integration, verification, diagnostics, pattern generation, simulation, and debug.
  • Knowledge of March algorithms, BIRA/BISR, redundancy analysis, and spare row and column allocation.
  • Experience with silicon bring-up, post-silicon debug, complex SoC designs, Verilog/SystemVerilog, and standard DFT methodologies.
  • Ability to work independently with minimal supervision and perform cross-environment root-cause analysis.

Nice to have

  • Advanced SoC DFT integration experience.
  • Familiarity with ATPG and scan insertion flows.
  • Scripting experience with Tcl, Perl, or Python for MBIST automation and debugging.
  • Experience in fast-paced semiconductor product development.

Culture & Benefits

  • Contract engagement in semiconductor product development.
  • Independent, hands-on work with minimal supervision.
  • Cross-functional collaboration across DFT, RTL, Physical Design, and Product Engineering.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →