1 день назад
Staff Engineer, Design Verification (AI)
163 000 - 253 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Staff Engineer, Design Verification (AI): Building verification infrastructure and test environments for AI accelerator IP blocks with an accent on functional and performance validation, automation, and verification quality metrics. Focus on developing UVM and SystemVerilog testbenches, validating designs from complex IP blocks through full systems, and debugging failures across hardware and software engineering teams.
Location: Daily onsite presence at the San Jose, California office in the United States
Base pay range: $163,000–$253,000 USD annually, with additional incentive opportunities.
Company
A global semiconductor technology company developing computing and memory solutions for AI/ML workloads, smartphones, electric vehicles, data centers, and IoT devices.
What you will do
- Develop verification infrastructure and automation for builds, simulations, regressions, and triage.
- Lead verification of AI accelerator IP blocks in collaboration with architects and RTL engineers.
- Create direct and constrained-random testbenches and define functional and performance verification plans.
- Close verification quality metrics and document verification strategies and test environments.
- Debug failures cross-functionally with design, compiler, and simulation engineers.
- Mentor junior engineers when needed.
Requirements
- Bachelor’s degree with 10+ years, Master’s degree with 8+ years, or PhD with 5+ years of industry experience.
- Strong SoC or IP verification and testbench development experience using UVM, SystemVerilog, C/C++, and Perl or Python scripting.
- Experience verifying designs across multiple levels, from complex IP blocks and dies to SoCs and full-system testing.
- Strong RTL understanding, microarchitecture and computer architecture knowledge, and advanced debugging skills, preferably involving AI accelerators.
- Strong analytical, problem-solving, communication, collaboration, and independent-working skills.
- Ability to work onsite daily at the San Jose office.
Nice to have
- Experience with computational logic, interconnect networks, or memory systems.
- Knowledge of FPGA and emulation platforms.
Culture & Benefits
- Inclusive and diverse workplace focused on innovation, collaboration, curiosity, and resilience.
- Medical, dental, vision, and 401(k) benefits.
- 4+ weeks of paid time off annually, plus holidays and sick leave.
- Family support including fertility and adoption assistance, medical travel support, and virtual veterinary care.
- Emotional wellness benefits including confidential therapy sessions and wellness applications.
- Onsite café and gym, virtual fitness classes, charitable giving match, and a flexible work environment.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
5 дней назад
Senior SoC Design Verification Engineer
164 470 - 269 100$
Tenstorrent
6 дней назад
Sr. Engineer, SoC Design Verification Engineer, System Management Controller
100 000 - 500 000$
5 дней назад
Technical Staff Engineer - Verification (FPGA)
91 000 - 232 000$
5 дней назад
Senior Design Verification Engineer (SystemVerilog/UVM)
164 470 - 311 890$
4 дня назад
Principal Test Engineer (Semiconductor)
136 880 - 205 000$
5 дней назад