6 дней назад
Sr. Engineer, SoC Design Verification Engineer, System Management Controller
100 000 - 500 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Sr. Engineer, SoC Design Verification Engineer, System Management Controller (SystemVerilog/SV-UVM): Validating the System Management Controller and building design-verification infrastructure for chiplet-based, multi-chip SoCs with an accent on test planning, embedded C/C++ testing, and hardware/software debug. Focus on developing scalable multi-die verification flows, analyzing issues with design and architecture teams, and exploring UCIe, BoW, and Cocotb co-simulation.
Location: Hybrid, based in Toronto, Ontario, Canada; Boston, Massachusetts, United States; or Santa Clara, California, United States
Salary: $100,000–$500,000 per year, including base and variable compensation targets.
Company
Tenstorrent develops AI computing platforms combining software models, compilers, platforms, networking, semiconductors, and high-performance RISC-V CPUs.
What you will do
- Develop and maintain System Management Controller tests and supporting design-verification infrastructure.
- Write, execute, and track test plans for chiplet-based and multi-chip SoC designs.
- Develop C/C++ tests that are compiled, loaded, and executed directly on the device under test.
- Triage, analyze, and debug hardware and software issues with design and architecture teams.
- Contribute to verification of scalable multi-die systems and explore co-simulation methodologies including Cocotb.
Requirements
- Strong verification skills with SystemVerilog and SV-UVM.
- Proficiency in Python and C/C++.
- Experience writing test plans, building verification infrastructure, and debugging hardware/software flows.
- Comfort working with remote mentorship and distributed teams.
- Employment is contingent on eligibility to access U.S. export-controlled technology, which may depend on citizenship, permanent residency, or prior license approval.
Nice to have
- Experience with AI-assisted tools such as Copilot, Cursor, or Claude.
- Familiarity with UCIe and BoW interconnect standards.
Culture & Benefits
- Competitive compensation package and benefits.
- Collaborative environment focused on curiosity and solving complex technical problems.
- Remote mentorship within a distributed team.
- Opportunities to build expertise in system management and multi-die SoC verification.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
1 день назад
Staff Engineer, Design Verification (AI)
163 000 - 253 000$
5 дней назад
Senior SoC Design Verification Engineer
164 470 - 269 100$
5 дней назад
Senior Design Verification Engineer (SystemVerilog/UVM)
164 470 - 311 890$
2 дня назад
Validation Architect (SSD)
139 520 - 223 300$
4 дня назад
Principal Test Engineer (Semiconductor)
136 880 - 205 000$
5 дней назад
Technical Staff Engineer - Verification (FPGA)
91 000 - 232 000$