Назад
Company hidden
5 дней назад

Principal Engineer - Physical Design

Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
France
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Principal Engineer - Physical Design (VLSI): Implementing physical design for 32-bit microcontrollers and microprocessors with an accent on floorplanning, placement, clock tree synthesis, routing, power integrity, and physical verification. Focus on timing closure, multi-voltage low-power implementation, flow automation, and delivering designs exceeding multi-million gates.

Location: Nantes, France

Company

hirify.global develops semiconductor products, including microcontrollers and microprocessors, within a large global engineering organization.

What you will do

  • Implement physical design for 32-bit general-purpose and wireless microcontrollers and microprocessors, including floorplanning, placement optimization, clock tree synthesis, routing, crosstalk avoidance, and physical verification.
  • Perform power integrity analysis across multiple voltage domains, including IR drop, signal electromigration, and power electromigration analysis.
  • Develop hierarchical systems-level designs exceeding multi-million gates and support multi-voltage island-based floorplans.
  • Support timing closure, clock tree setup and debugging, place-and-route methodologies, and low-power implementation.
  • Develop and automate implementation flows, deliver physical-verification-clean designs, and contribute to die-size estimation and bond-out approval.
  • Collaborate with international design teams, external vendors, and IP sources to resolve implementation issues.

Requirements

  • 10+ years of technical experience in physical design and timing-related IC design.
  • Advanced knowledge of VLSI logic principles, power integrity, reliability, EM and IR analysis.
  • Advanced knowledge of place-and-route and low-power methodologies, including clock tree synthesis, debugging, and timing closure.
  • Experience with 40nm technologies and beyond, detailed systems-level floorplanning, power network planning, and multi-voltage implementation.
  • Detailed knowledge of Innovus or ICC/ICC2 and RedHawk toolsets.
  • Proficiency in Tcl, Python, and Perl scripting, with strong debugging, analytical, communication, and interpersonal skills.

Culture & Benefits

  • Full-time role with autonomy and leadership opportunities.
  • Collaboration across geographically diverse and international teams.
  • Employee development supported through leadership and career-growth programs.
  • Travel requirement of 0%–25%.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →