Senior Engineer II - Product (FPGA): Developing and qualifying FPGA/SoC products across silicon definition, manufacturing, testing, reliability, and customer support with an accent on semiconductor qualification, failure analysis, and yield improvement. Focus on designing reliability experiments, analyzing device behavior and production data, resolving manufacturing issues, and developing software for product verification and testing.
Location: San Jose, California, United States; onsite role with 0%–25% travel
Annual base salary: $70,304–$163,000 USD, plus restricted stock units and quarterly bonuses
Company
hirify.global develops semiconductor and programmable logic solutions, including PolarFire FPGA and RISC-V-based PolarFire SoC products for embedded vision, automation, communications, and aerospace applications.
What you will do
Support product reliability activities and qualification of next-generation FPGA and SoC products.
Define qualification designs, develop hardware, verify experimental test conditions, and analyze qualification data.
Perform statistical, electrical, and physical root-cause failure analysis before and after qualification.
Resolve release-to-manufacturing issues and drive corrective actions affecting product shipments.
Support production test flows by defining test limits, analyzing coverage and yield, and ensuring datasheet compliance.
Validate on-chip components, develop software for FPGA/SoC verification and testing, and analyze device behavior in production and engineering environments.
Requirements
Master’s degree in Electrical Engineering or equivalent.
6+ years of knowledge of semiconductor product qualifications, including JEDEC.
3+ years of knowledge of silicon reliability and process failure mechanisms.
3+ years of applied understanding of software and hardware.
1+ years of knowledge of package reliability and assembly failure mechanisms.
2+ years of hands-on experience with automation languages such as C, Python, Perl, Java, or Visual Basic.
Comfort using ATE, bench, and wafer test systems.
Quality- and goal-oriented approach, excellent communication, initiative, and ability to work collaboratively.
Nice to have
Understanding of RTL using VHDL or Verilog.
Ability to develop FPGA designs using EAD development tools and flows.
Knowledge of AECQ-100 and MIL-STD-883 qualification standards.
Culture & Benefits
Collaborative, cross-functional work across technology development, circuit and logic design, applications, component, and quality engineering.
Health benefits beginning on the first day of employment.
Retirement savings plans and an employee stock purchase program with a two-year look-back feature.
Physical requirements include approximately 70% sitting, 15% walking, and 15% standing during usual business hours.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →