Назад
Company hidden
обновлено 7 дней назад

FPGA Engineer (Space)

117 000 - 185 000$
Формат работы
onsite
Тип работы
fulltime
Грейд
middle
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
FPGA Engineer (Space) (FPGA/RTL): Designing and delivering FPGA-based digital systems for satellite communications, including signal-processing algorithms, cryptography, and network protocols, with an accent on SystemVerilog/VHDL development and full lifecycle implementation. Focus on integrating FPGA SoC platforms, validating hardware in the lab, and solving high-speed digital signal-processing challenges.

Location: Tempe, Arizona, United States. US citizenship required. Ability to travel up to 10%.

Salary: $117,000–$185,000 annually. For specific work locations in San Jose, the San Francisco Bay Area, and the New York City metropolitan area: $145,000–$218,000 annually.

Company

hirify.global develops communications products and systems serving consumers, businesses, governments, and militaries worldwide.

What you will do

  • Contribute to the architecture, design, and implementation of FPGA-based digital systems.
  • Develop RTL in Verilog, SystemVerilog, and VHDL for control, data-processing, and communication functions.
  • Integrate and deploy designs on FPGA and FPGA SoC platforms.
  • Develop high-speed digital signal-processing and waveform-processing algorithms for satellite communications.
  • Bring up, integrate, and debug hardware in the lab using logic analyzers, oscilloscopes, and other instrumentation.
  • Participate in trade studies, utilization analysis, design and code reviews, documentation, validation, and production support.

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • 2+ years of FPGA design experience, including Xilinx Vivado.
  • Strong knowledge of SystemVerilog and/or VHDL and experience designing RTL signal-processing blocks.
  • Experience creating reusable, maintainable, and scalable designs.
  • Ability to read schematics and work closely with hardware design teams.
  • US citizenship required; ability to travel up to 10%.

Nice to have

  • MSEE degree.
  • Experience with SERDES, DDR2/3/4, LVDS, FPGA EDA tools, simulation, and testbench development.
  • Familiarity with TCL, Perl, Python, Linux, GitHub, Matlab, and CI/CD practices.
  • Experience with lab equipment and strong troubleshooting skills.
  • Knowledge of satellite communication waveforms and standards, and familiarity with AI agents such as Claude Code or Copilot.

Culture & Benefits

  • Collaborative work across small and large engineering teams.
  • Opportunity to support next-generation communications products and systems.
  • Medical, financial, and other benefits may be provided depending on the position.
  • Additional cash or stock incentives may be available.
  • Equal-opportunity workplace with accommodations available for applicants with disabilities.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →