13 ΡΠ°ΡΠΎΠ² Π½Π°Π·Π°Π΄
Senior Hardware Engineer (AI Infrastructure)
ΠΡΡΡ & Π‘ΠΎΠΏΡΠΎΠ²ΠΎΠ΄
ΠΠ»Ρ ΠΌΡΡΡΠ° Ρ ΡΡΠΎΠΉ Π²Π°ΠΊΠ°Π½ΡΠΈΠ΅ΠΉ Π½ΡΠΆΠ΅Π½ Plus
ΠΠΏΠΈΡΠ°Π½ΠΈΠ΅ Π²Π°ΠΊΠ°Π½ΡΠΈΠΈ
Π’Π΅ΠΊΡΡ:
TL;DR
Senior Hardware Engineer (AI Infrastructure): Delivering high-speed hardware systems and sub-assemblies for AI data-center networking from concept through production with an accent on optical and electrical I/O, power, cooling, reliability, and cost. Focus on architecting system designs, de-risking technologies through prototypes and supplier evaluations, validating hardware with EDVT, MDVT, and EMI/EMC testing, and troubleshooting high-speed interfaces in the lab.
Location: Saratoga, California, United States
Company
is a Silicon Valley hardware startup developing AI data-center infrastructure, including high-bandwidth network switching systems designed to improve GPU utilization, performance, reliability, and deployment efficiency.
What you will do
- Deliver hardware systems and sub-assemblies from concept through production release.
- Translate high-level concepts into detailed hardware specifications and architect designs against functional, quality, compliance, cost, and schedule targets.
- Develop technology de-risking plans through supplier evaluations and early prototypes.
- Collaborate with architecture, semiconductor, software, manufacturing teams, and external partners through schematic entry, layout, and manufacturability reviews.
- Create comprehensive EDVT, MDVT, and EMI/EMC test plans to qualify designs.
- Validate hardware prototypes in the laboratory using analyzers and high-speed oscilloscopes.
Requirements
- Bachelorβs degree in Electrical Engineering or Computer Engineering; a masterβs degree is preferred.
- At least 10 years of system-level development experience, preferably in server, computer, or networking industries.
- Experience designing and validating systems with standards-based optical interfaces such as SFP+ and QSFP+.
- Proficiency with high-speed technologies including Ethernet, SerDes, and PCIe.
- Strong understanding of high-speed design, signal integrity, and power integrity.
- Experience with MDIO, SPI, I2C, JTAG, FPGA design, power circuits, clocking, and mechanical/thermal considerations, plus a record of shipping hardware products.
Culture & Benefits
- Work on AI infrastructure technology intended to improve the performance of AI data centers.
- Collaborate with an experienced engineering team spanning silicon, packaging, optics, software, and systems.
- Contribute directly to hardware products from definition and design through qualification and release.
- Base salary is determined according to skills, experience, qualifications, work location, market trends, and comparable employee compensation.
ΠΡΠ΄ΡΡΠ΅ ΠΎΡΡΠΎΡΠΎΠΆΠ½Ρ: Π΅ΡΠ»ΠΈ ΡΠ°Π±ΠΎΡΠΎΠ΄Π°ΡΠ΅Π»Ρ ΠΏΡΠΎΡΠΈΡ Π²ΠΎΠΉΡΠΈ Π² ΠΈΡ ΡΠΈΡΡΠ΅ΠΌΡ, ΠΈΡΠΏΠΎΠ»ΡΠ·ΡΡ iCloud/Google, ΠΏΡΠΈΡΠ»Π°ΡΡ ΠΊΠΎΠ΄/ΠΏΠ°ΡΠΎΠ»Ρ, Π·Π°ΠΏΡΡΡΠΈΡΡ ΠΊΠΎΠ΄/ΠΠ, Π½Π΅ Π΄Π΅Π»Π°ΠΉΡΠ΅ ΡΡΠΎΠ³ΠΎ - ΡΡΠΎ ΠΌΠΎΡΠ΅Π½Π½ΠΈΠΊΠΈ. ΠΠ±ΡΠ·Π°ΡΠ΅Π»ΡΠ½ΠΎ ΠΆΠΌΠΈΡΠ΅ "ΠΠΎΠΆΠ°Π»ΠΎΠ²Π°ΡΡΡΡ" ΠΈΠ»ΠΈ ΠΏΠΈΡΠΈΡΠ΅ Π² ΠΏΠΎΠ΄Π΄Π΅ΡΠΆΠΊΡ. ΠΠΎΠ΄ΡΠΎΠ±Π½Π΅Π΅ Π² Π³Π°ΠΉΠ΄Π΅ β
ΠΠΎΡ ΠΎΠΆΠΈΠ΅ Π²Π°ΠΊΠ°Π½ΡΠΈΠΈ
1 Π΄Π΅Π½Ρ Π½Π°Π·Π°Π΄
Principal Signal and Power Integrity Engineer (AI Infrastructure)
203Β 000 - 230Β 000$
1 Π΄Π΅Π½Ρ Π½Π°Π·Π°Π΄
Customer Projects Hardware Engineer (Aerospace, Defense & Government)
134Β 800 - 195Β 100$
1 Π΄Π΅Π½Ρ Π½Π°Π·Π°Π΄
Electrical Design Engineer (AI Infrastructure)
149Β 000 - 206Β 000$
1 Π΄Π΅Π½Ρ Π½Π°Π·Π°Π΄
Signal Integrity Engineer I
1 Π΄Π΅Π½Ρ Π½Π°Π·Π°Π΄
Signal Integrity Senior Engineer (AI Infrastructure)
1 Π΄Π΅Π½Ρ Π½Π°Π·Π°Π΄