5 часов назад
Senior/Staff Analog Design Engineer (SerDes)
317 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior/Staff Analog Design Engineer (SerDes): Developing high-speed SerDes and mixed-signal subsystems for a next-generation AI accelerator SoC with an accent on serializer, receiver, equalization, clock-generation, and advanced FinFET circuit design. Focus on schematic and post-layout simulation, behavioral and Verilog-A modeling, silicon-margin analysis, and post-silicon lab validation.
Location: On-site in Austin, TX or Bristol, UK
Salary: Starting from $317,000 in Austin or £172,000 in Bristol
Company
develops the DX-1 decode accelerator, a rack-scale AI hardware platform combining logic, data movement, packaging, optics, and interconnect.
What you will do
- Architect and design high-speed SerDes blocks, including serializers, TX drivers, TIAs, CTLEs, CDRs, deserializers, and clock-generation circuits.
- Take designs from specification through silicon in advanced FinFET nodes, including schematic, post-layout, EM-IR, and reliability simulations.
- Run EM simulations for passives, package interconnects, and on-die routing; develop behavioral and Verilog-A models for mixed-signal verification.
- Guide mask designers on floorplanning and layout, and own design reviews and technical documentation.
- Collaborate with optical, digital, and system teams on interface and link-level performance.
- Support post-silicon bring-up, laboratory validation, debugging, and correlation of measured data with simulations.
Requirements
- MS or PhD in Electrical Engineering and 10+ years of analog or mixed-signal IC design experience.
- Hands-on SerDes design experience at data rates of 25 Gbps or higher.
- Strong understanding of jitter, noise, equalization, signal integrity, and link budgeting.
- Expertise in advanced FinFET nodes, device physics, parasitics, and layout-sensitive design.
- Proficiency with Cadence Virtuoso, Spectre, PVT, Monte Carlo, EM-IR, and reliability analysis flows.
- Experience with post-silicon bring-up, laboratory measurement equipment, and mixed-signal verification.
Culture & Benefits
- In-office collaboration in Austin with engineering teams in London and Bristol.
- Meaningful stock options and ownership participation.
- Annual Living-Local Bonus for employees living within 20 minutes of the office.
- Employer-contributed retirement plans.
- Eligibility is subject to U.S. export control regulations and citizenship or permanent-residency restrictions.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
22 часа назад
Analog Design Engineer (SerDes)
155 000 - 250 000$
10 часов назад
Principal Analog Mixed-Signal Design Engineer
207 000 - 230 000$
10 часов назад
Principal Digital RTL Engineer (Analog/Mixed-Signal)
185 000 - 240 000$
9 часов назад
Analog/Mixed-Signal Engineer (CMOS)
200 000 - 325 000$
6 дней назад
Principal Analog IC Design Engineer, High Speed SerDes
136 500 - 253 500$
10 часов назад
Analog IC Design Engineer (High-Speed)
165 000 - 245 000$