Назад
Company hidden
15 часов назад

Principal Engineer Design Enablement PDK – Device Library developer for Silicon Photonics

Тип работы
fulltime
Грейд
senior
Английский
c1
Страна
Egypt
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Principal Engineer Design Enablement PDK – Device Library developer for Silicon Photonics (Semiconductor Design Enablement): Developing photonic device library components, Cadence PCELLs, PDK technology files, runtime code, and process automation tools with an accent on silicon photonics, layout enablement, and semiconductor process rules. Focus on creating and validating PDK test cases for DRC/LVS, interpreting SPICE models, and documenting reliable customer releases.

Location: Egypt

Company

hirify.global is a full-service semiconductor foundry providing design, development, and fabrication services with a global manufacturing footprint.

What you will do

  • Develop design components for process design kit device libraries, with a focus on silicon photonics.
  • Develop Cadence PCELLs to enable photonic devices for internal test sites and customer layouts.
  • Support layout design activities for internal test sites.
  • Develop, deploy, support, and maintain PDK technology files, runtime code, and automation tools representing the fabrication process.
  • Interpret process design rules and SPICE model documentation to create PDK specification data.
  • Create and maintain PDK, DRC, and LVS test cases; perform quality checks and prepare release and application notes.

Requirements

  • Bachelor’s degree in Electrical Engineering, Microelectronics, Physics, Computer Science, or an equivalent field.
  • Fluent English, written and verbal, is required.
  • Strong technical problem-solving skills and attention to detail.
  • Good interpersonal skills, initiative, resourcefulness, and the ability to work effectively in a team.
  • Typical experience: BS with 4–5 years, MS with 2–4 years, or PhD with 1–2 years of experience.

Nice to have

  • Experience with electronic CAD systems such as Cadence IC, Cadence OrCAD, or similar tools.
  • Experience with Perl, Tcl, Bash, or other scripting languages.
  • Cadence IC experience, including Virtuoso Layout, Schematic, or Cadence SKILL programming.
  • Unix/Linux experience and knowledge of electronic devices, semiconductor theory, and silicon photonics.
  • Knowledge of ML or GenAI.

Culture & Benefits

  • Full-time employment.
  • Base salary and equity.
  • Annual bonus plan.
  • Medical insurance.
  • Opportunity to contribute creative ideas that may lead to trade secrets or patents.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →