analog designmixed signaldlladccadenceplldacverilog a
Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
ЗП не указанаразвернуть
На похожих ролях по рынку
$115к$138кмедиана$154к
50 в выборке
На СНГ рынке: $1.9к/мес ($1.8к - $2.5к)
75
Хорошая вакансия
развернуть
Роль четко определена с ясными обязанностями в уважаемой компании, но зарплата не указана, что затрудняет оценку общей привлекательности.
?Зарплата не указана
Сильная компания
Четкие обязанности
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Principal Engineer - Analog Design (Mixed-Signal ICs): Designing, simulating, and validating analog integrated circuits and critical IP blocks for mixed-signal SoC timing products with an accent on multi-GHz PLLs, high-speed circuits, MEMS drivers, and high-performance I/O pads. Focus on modeling analog blocks for top-level mixed-signal simulations, validating silicon devices, and performing system-level laboratory evaluation.
Location: Montreal, Canada
Company
hirify.global develops semiconductor products and technologies used in systems worldwide, with a large global engineering organization focused on innovation and employee development.
What you will do
Design specific analog IP blocks in collaboration with analog design leads and architects.
Simulate analog circuits across process corners and operating conditions.
Develop design-block models for top-level mixed-signal simulations.
Perform block-level validation of silicon devices and system-level laboratory evaluation.
Contribute to mixed-signal SoC timing products, including multi-GHz PLLs, high-speed digital circuits, MEMS drivers, and high-performance I/O pads.
Requirements
Master’s degree or PhD in electrical engineering.
At least 5 years of direct experience with analog and mixed-signal circuits.
Experience designing analog and high-speed circuits, including ADCs, DACs, filters, PLLs, DLLs, and high-speed I/Os.
Strong fundamentals in circuit theory, circuit design, and layout.
Hands-on scripting and automation experience using SKILL, Python, Perl, and Tcl.
Strong knowledge of the Cadence IC design flow and tools.
Strong knowledge of Verilog-A for analog behavioral modeling and simulation.
Good communication and teamwork skills.
Nice to have
Expertise in the system design of mixed-signal circuits.
Experience collaborating with multisite teams.
Culture & Benefits
Full-time position within a global organization.
Culture emphasizing trust, empowerment, respect, diversity, communication, and community.
Employee development and leadership growth programs.
Travel requirement of 0%–25%.
Будьте осторожны
Если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого. Это мошенники. Обязательно жмите «Пожаловаться» или пишите в поддержку. Подробнее в гайде →