Назад
Company hidden
2 дня назад

Principal Product Engineer - Memory IP

Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
China
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Principal Product Engineer - Memory IP (DDR/LPDDR/HBM): Supporting the integration, verification, and customer implementation of memory subsystem products with an accent on RTL and gate-level simulation, timing closure, and physical integration. Focus on resolving complex subsystem issues, reviewing PHY and controller SoC implementations, and applying AI-powered tools and analytics to improve engineering workflows.

Location: Nanjing, China

Company

hirify.global is hiring an engineering specialist to support memory IP products and customer implementations.

What you will do

  • Support pre-silicon integration, usage, and implementation of memory subsystem products, including controller and PHY components.
  • Assist with internal system integration, QA testing, SoC integration reviews, and implementation reviews.
  • Analyze and resolve complex subsystem application and implementation issues, providing technical guidance to customers.
  • Assist customers with RTL and gate-level simulations, timing closure, physical integration, and post-silicon bring-up.
  • Develop and refine product documentation and application checklists while responding to customer questions with accurate technical guidance.
  • Apply AI-powered tools and analytics to improve productivity, identify patterns, and generate actionable recommendations.

Requirements

  • Bachelor’s degree in Electrical or Computer Engineering, or a similar field, with 7+ years of experience; or a master’s degree with 5+ years of experience.
  • Experience with DDR5/4/3, LPDDR5/4/3, HBM3, GDDR6, or similar memory IP.
  • Experience in Verilog RTL design and gate-level verification.
  • Experience with synthesis and static timing analysis; physical implementation and verification experience is an advantage.
  • Familiarity with industry-standard DFT flows, test methodologies, package and board design.
  • Ability to read schematics and participate in signal integrity and power integrity reviews for customer board and package implementations.

Nice to have

  • Experience with Memory PHY and DSP-based architectures.
  • Experience with embedded microcontroller firmware.
  • Background in scripting and applying AI solutions to daily workflows.

Culture & Benefits

  • Work focused on memory subsystem products and customer technical outcomes.
  • Opportunities to support both pre-silicon and post-silicon activities.
  • Use of AI-powered tools and assistants to enhance engineering productivity and decision-making.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →