2 дня назад
Design Verification Engineer
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior Design Verification Engineer (SystemVerilog/UVM): Building functional verification environments and scalable software tools for multi-core SoCs with an accent on test planning, random verification, coverage analysis, and boot-code validation. Focus on architecting reference models and bus-functional components, debugging design failures, and developing parallelized verification tooling.
Location: Petah Tikva, Israel
Company
develops semiconductor solutions for enterprise, cloud, AI, carrier, telecom, and automotive data infrastructure.
What you will do
- Architect functional verification environments, including reference models, bus-functional monitors, and drivers.
- Create verification test plans using random techniques and coverage analysis.
- Develop tests, tune environments to meet coverage goals, debug failures, and resolve issues with designers.
- Verify boot code and architect, develop, and maintain tools for multi-core SoCs.
- Translate engineering requirements into scalable software tools for highly parallel compute environments.
- Perform unit and regression testing of verification software tools.
Requirements
- BS in Computer Engineering, Electrical Engineering, or Computer Science with 10+ years of verification, firmware, and software development experience, or MS/PhD with 5+ years of experience.
- Experience with SystemVerilog, UVM, EDA verification tools, and sophisticated directed and random verification environments.
- Experience writing detailed test plans and applying coverage analysis.
- Experience with Python or Perl scripting, object-oriented design and implementation, and Linux.
- Good programming skills, especially in C++ and ARM assembly.
- Eligibility to access export-controlled technology or software is required; an export license review may apply before employment.
Nice to have
- Understanding of networking protocols.
Culture & Benefits
- Competitive compensation and benefits.
- Collaborative, transparent, and inclusive work environment.
- Resources and support for professional growth and development.
- Work focused on semiconductor innovation for data infrastructure and high-speed data transfer.
- AI tools are not permitted during interviews unless specifically authorized by the interviewer.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
2 дня назад
Design Verification Engineer (Silicon)
141 910 - 200 340$
2 дня назад
Senior CPU Design Verification Engineer (CPU/SoC)
122 440 - 232 190$
3 дня назад
Design Verification Engineer (AI Hardware)
120 000 - 240 000$
3 дня назад
Intern Verification Application Engineer
2 дня назад
Digital Verification Engineer (Verilog/SystemVerilog)
124 800$
2 дня назад
Senior Verification Engineer (ASIC)
153 910 - 217 280CAD