Назад
Company hidden
2 дня назад

CPU Core Logic Designer (SystemVerilog)

122 440 - 172 860$
Формат работы
hybrid
Тип работы
fulltime
Грейд
middle
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

CPU Core Logic Designer (SystemVerilog): Developing logic design, RTL coding, and simulation for CPU cores with an accent on power, performance, and area (PPA) optimization. Focus on microarchitecture definition, implementing energy-efficient logic design techniques, and ensuring high-quality integration into SoC designs.

Location: Hybrid in Folsom, California, USA

Salary: $122,440 – $172,860

Company

A global leader in semiconductor design and manufacturing.

What you will do

  • Develop logic design, RTL coding, and simulation for CPU components, including functional units and IP blocks.
  • Contribute to the definition of CPU architecture and microarchitecture features.
  • Optimize logic to meet power, performance, area (PPA), and timing goals for physical implementation.
  • Review verification plans and implement corrective measures for failing RTL tests.
  • Document micro-architectural specifications (MAS) for assigned CPU features.
  • Collaborate with SoC customers to ensure seamless integration of the CPU block.

Requirements

  • Bachelor's degree in Electrical/Computer Engineering or Computer Science with 2+ years of experience, or a Master's with 1+ years.
  • Experience with SystemVerilog, Verilog, VHDL, and VCS or similar simulators.
  • Strong knowledge of computer architecture and microarchitecture.
  • Proficiency in programming languages such as C, C++, Python, or Java.
  • Experience with modern energy-efficient and low-power logic design techniques.
  • Must be based in or able to work in the United States.

Nice to have

  • Knowledge of hirify.global Architecture ISA and x86 assembly language.
  • Experience with high-speed circuit design and optimization for datapaths and arrays.
  • Familiarity with circuit planning and timing convergence.
  • Experience collaborating with cross-functional teams (Architecture, Formal, Verification).

Culture & Benefits

  • Hybrid work model allowing a split between on-site and off-site work.
  • Competitive pay and stock bonuses.
  • Comprehensive health and retirement benefit programs.
  • Paid vacation and industry-leading compensation package.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →