Yield Analysis Senior Engineer (Semiconductor)
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
TL;DR
Yield Analysis Senior Engineer (Semiconductor): Driving yield and defect improvement initiatives for advanced packaging technology with an accent on large-scale data analysis, statistical modeling, and cross-functional collaboration. Focus on identifying yield-limiting mechanisms, implementing manufacturing process solutions, and leading technical teams to achieve world-class yield performance.
Location: On-site in Hillsboro, OR or Albuquerque, NM
Salary: $190,610–$269,100 USD
Company
A global leader in semiconductor manufacturing, technology development, and advanced packaging solutions.
What you will do
- Analyze large-scale manufacturing, test, and defect datasets to identify yield-impacting trends.
- Develop and implement solutions using statistical methods and structured problem-solving techniques.
- Partner with process engineering, integration, and test development teams to resolve yield challenges.
- Influence technical roadmaps and drive corrective actions across technology development and high-volume manufacturing.
- Evaluate inline defect metrology performance and monitoring systems.
- Lead and mentor small teams of engineers in direct or indirect leadership capacities.
Requirements
- Bachelor's degree with 9+ years, Master's with 6+ years, or PhD with 4+ years of experience in a relevant technical discipline.
- 5+ years of experience performing data analysis using tools like JMP or Python.
- Strong knowledge of semiconductor manufacturing, advanced packaging, or high-volume manufacturing environments.
- Proven ability to lead cross-functional teams and influence stakeholders across organizational boundaries.
- Experience with failure isolation, design for test (DFT), and process integration.
- Must be able to work on-site and travel domestically and internationally as required.
Nice to have
- Experience applying advanced statistical analysis to manufacturing problems.
- Knowledge of semiconductor product design or circuit architecture.
- Experience with inline defect metrology systems.
Culture & Benefits
- Competitive total compensation package including stock bonuses.
- Comprehensive health, retirement, and vacation benefit programs.
- Opportunity to work on cutting-edge semiconductor and packaging technology.
- Collaborative environment within a worldwide factory network.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →