Назад
Company hidden
5 часов назад

Senior Staff Design Verification Engineer (PCIe/CXL)

135 900 - 201 130$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Staff Design Verification Engineer (PCIe/CXL): Developing and verifying high-performance PCIe Gen6/7 and CXL 3.0/4.0 subsystems for data center and AI chips with an accent on UVM/System Verilog testbenches and protocol compliance. Focus on achieving functional coverage closure, debugging complex coherency issues, and optimizing performance metrics like latency and throughput.

Location: Irvine, CA

Salary: $135,900 - $201,130 per annum

Company

hirify.global provides semiconductor solutions that serve as essential building blocks for data infrastructure across enterprise, cloud, and AI architectures.

What you will do

  • Own end-to-end verification of PCIe (Gen6/7) and CXL (3.0/4.0) subsystems from test planning through coverage closure and signoff.
  • Architect and develop scalable UVM/System Verilog testbenches for PCIe/CXL controllers and fabric-level subsystems.
  • Validate CXL.io, CXL.cache, and CXL.mem protocols, including coherency and memory semantics across complex flows.
  • Debug complex failures such as protocol violations, ordering issues, and coherency bugs using waveforms, logs, and protocol analyzers.
  • Implement System Verilog Assertions (SVA) and drive functional, code, and assertion coverage closure to meet signoff goals.
  • Develop Python/Shell automation for regression management, log triage, and coverage reporting.

Requirements

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • 5-10 years of experience in ASIC/SoC verification.
  • Strong knowledge of PCIe and CXL protocols and architecture.
  • Expertise in System Verilog and UVM methodology.
  • Experience with debugging complex verification issues and industry-standard simulation/coverage tools.
  • Must be eligible to access export-controlled information under U.S. export control laws (EAR).

Nice to have

  • Experience with assertion-based verification (SVA).
  • Exposure to performance modeling and traffic generation.
  • Experience with emulation platforms such as Palladium or Veloce.
  • Scripting skills in Python, Perl, or Shell.
  • Experience with low-power verification (UPF).

Culture & Benefits

  • Comprehensive benefits package focusing on financial well-being, family support, and health.
  • Employee stock purchase plan with a 2-year look-back feature.
  • Robust mental and physical health resources.
  • Family support programs to help balance work and home life.
  • Recognition and service awards to celebrate professional milestones.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →