Назад
Company hidden
1 час назад

Senior Staff Mixed Signal IP Enablement and Debug Engineer (Hardware)

164 470 - 311 890$
Формат работы
hybrid
Тип работы
fulltime
Грейд
senior/lead
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Staff Mixed Signal IP Enablement and Debug Engineer (Hardware): Leading the post-silicon validation and debug process for high-speed IO IPs with an accent on signal integrity, power integrity, and cross-functional customer support. Focus on driving root cause analysis for complex silicon issues and enabling seamless IP integration for next-generation computing platforms.

Location: Must be based in the US (Folsom or Santa Clara, CA) with a hybrid work model.

Salary: $164,470–$311,890 USD

Company

hirify.global is a global leader in semiconductor innovation, powering high-performance products across server, client, and networking segments.

What you will do

  • Provide technical support and training to customers for Mixed Signal IP integration.
  • Lead silicon bring-up activities and identify, investigate, and resolve IP-related issues.
  • Develop and execute test plans using Python and System Verilog scripting.
  • Conduct board design reviews and perform signal/power integrity simulations.
  • Drive root cause analysis for pre-silicon and post-silicon failures.
  • Collaborate with cross-functional teams to ensure rapid resolution of technical challenges.

Requirements

  • Must be based in the US with ability to work on-site in Folsom or Santa Clara.
  • Bachelors with 7+ years or Masters with 4+ years of experience in Computer or Electrical Engineering.
  • Proven experience in IP integration, pre-silicon verification, or post-silicon validation.
  • Hands-on experience with lab hardware including Oscilloscopes, Logic Analyzers, and BERTs.
  • Deep knowledge of IO specifications such as PCIe, USB, DDR, LPDDR, or Ethernet.
  • Ability to lead IP debug efforts independently and work directly with customers.

Nice to have

  • Ph.D. in Computer or Electrical Engineering.
  • Experience in signal integrity, power delivery, and IBIS-AMI model development.
  • Background in pre-silicon design or mixed-signal validation.

Culture & Benefits

  • Competitive total compensation package including stock bonuses.
  • Comprehensive health, retirement, and vacation benefit programs.
  • Hybrid work model allowing flexibility between on-site and off-site work.
  • Opportunity to work on cutting-edge high-speed IO technologies at scale.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →