Назад
Company hidden
7 часов назад

Principal FPGA Engineer

Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
Israel
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Principal FPGA Engineer (FPGA/ASIC): Design and develop FPGA/ASIC solutions across feasibility, architecture, implementation, verification, and production support with an accent on system architecture leadership, complex high-impact projects, and integrating AI tools into the FPGA/ASIC development process. Focus on mentoring engineers, driving improvements in design/verification methodologies, and ensuring requirements are met on schedule.

Location: Ra’anana, Israel

Company

hirify.global builds technology solutions for communications and networking.

What you will do

  • Design and develop FPGA/ASIC solutions across the full product lifecycle: feasibility studies, architecture definition, implementation, verification, and production support.
  • Operate at the system architecture level across multiple design domains and lead complex, high-impact projects.
  • Serve as a Subject Matter Expert (SME) and provide technical consulting to other teams.
  • Integrate AI tools into the FPGA/ASIC development process and drive improvements in design, verification, and backend methodologies.
  • Participate in design/specification/test reviews at IP/module/system level and ensure design requirements are met on schedule.
  • Mentor and provide technical guidance to junior and senior engineers; collaborate on planning, architecture decisions, resource estimation, and scheduling.

Requirements

  • Bachelor’s or master’s degree in electrical engineering, computer engineering, or a related field.
  • 10+ years of relevant experience (8+ with MSc).
  • Experience in at least 5 full product design cycles (telecom/datacom preferred).
  • Proven experience with large-scale FPGA or ASIC design and/or verification.
  • Strong expertise in HDL languages: Verilog, VHDL, SystemVerilog.
  • Solid knowledge of high-speed digital design, PLLs/clocking/reset architectures, physical implementation, and scalable simulation/verification environments; experience integrating and validating third-party IPs.

Culture & Benefits

  • International, multicultural work environment.
  • Friendly, team-oriented culture.
  • Spot Awards.
  • CSR program with employee volunteerism and community involvement.

Hiring process

  • Apply to roles that best match your profile and track progress through the selection process.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →