Назад
Company hidden
11 часов назад

IP Enablement Application Engineer (Semiconductor)

122 440 - 232 190$
Формат работы
hybrid
Тип работы
fulltime
Грейд
middle/senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

IP Enablement Application Engineer (Semiconductor): Providing comprehensive technical support for IP integration in aerospace and defense applications with an accent on SoC development, RTL design, and DFT. Focus on resolving complex integration challenges, collaborating with cross-functional teams, and ensuring high-quality IP delivery for foundry customers.

Location: Must be based in the US (Phoenix, AZ; Santa Clara, CA; or Hillsboro, OR). This role follows a hybrid work model.

Salary: $122,440–$232,190 USD

Company

hirify.global is a global leader in semiconductor manufacturing and technology, driving innovation in AI, silicon process, and packaging solutions.

What you will do

  • Provide expert technical support to customers on IP integration challenges across all design phases.
  • Own assigned IPs and assist internal and external customers with SoC integration.
  • Drive resolution of issues related to IP collateral generation, logic design verification, and release.
  • Collaborate with cross-functional teams to develop and implement SoC and IP integration best practices.
  • Create technical documentation, application notes, and training materials for IP architecture and debug.
  • Engage with IP development teams to ensure collaterals meet customer requirements and industry standards.

Requirements

  • US Citizenship required due to the nature of the work.
  • Ability to obtain a US Government Security Clearance.
  • Bachelor's degree in Electrical Engineering, Computer Science, or a related STEM field.
  • 2+ years of experience in SoC IP Integration.
  • 3+ years of combined experience in RTL design and DFT using Verilog/System Verilog.
  • Experience in ASIC or SoC development.

Nice to have

  • Active US Government Security Clearance (Secret level or higher).
  • Post-graduate degree in a STEM field.
  • Experience with industry-standard IO interfaces (e.g., PCIe, DDR, USB, Ethernet).
  • Proficiency with EDA tools like VCS, Verdi, or Spyglass.
  • Scripting skills in Python, Tcl, or Perl.

Culture & Benefits

  • Competitive total compensation package including stock bonuses.
  • Comprehensive health, retirement, and vacation programs.
  • Opportunity to work on cutting-edge memory technologies for national security applications.
  • Professional development and technical leadership opportunities in foundry services.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →