Назад
Company hidden
6 часов назад

Senior EDA Tools Software Engineer (AI)

173 660 - 330 340$
Формат работы
hybrid
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior EDA Tools Software Engineer (Silicon Chassis): Architecting and developing a new automation platform for SoC chassis infrastructure with an accent on RTL generation, parameter derivation, and verification collateral. Focus on building scalable software frameworks, integrating AI-assisted workflows, and driving technical direction across cross-functional architecture and design teams.

Location: Must be based in the US (Hybrid work model in Santa Clara, CA).

Salary: $173,660–$330,340 USD

Company

hirify.global is a global leader in technology, driving innovations in AI, analytics, and cloud-to-edge computing to create impactful breakthroughs in silicon and platform engineering.

What you will do

  • Architect and implement a new chassis automation tool to support multiple SoC programs.
  • Translate architectural requirements into generated outputs including RTL, RDL, and verification collateral.
  • Develop automation flows for topology generation, parameter derivation, and register definitions.
  • Integrate with frontend and backend design flows to ensure quality and consistency of generated artifacts.
  • Build analysis capabilities to optimize Power, Performance, and Area (PPA) trade-offs.
  • Mentor junior engineers and establish best practices in software design and testing.

Requirements

  • Bachelor's or Master's degree in Electrical Engineering or Computer Science.
  • 9+ years (BS) or 8+ years (MS) of experience in CAD/EDA tooling or semiconductor development.
  • 5+ years of experience building scalable, maintainable software systems.
  • 4+ years of experience in Python designing and validating structured schemas (JSON/YAML).
  • 2+ years of experience with digital SoC design concepts and System Verilog.
  • 1+ year of experience with version control (Git), unit testing, and CI/CD practices.

Nice to have

  • Experience with Network-on-Chip (NoC) architectures or protocols like AXI, CHI, PCIe, or UCIe.
  • Knowledge of graph-based algorithms and data structures.
  • Familiarity with IP-XACT and industry EDA design flows.
  • Experience in GUI development.

Culture & Benefits

  • Competitive total compensation package including pay and stock bonuses.
  • Comprehensive health, retirement, and vacation benefit programs.
  • Hybrid work model allowing flexibility between on-site and off-site work.
  • Opportunity to influence next-generation SoC chassis architectures.
  • Access to AI-assisted development workflows and cutting-edge engineering tools.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →