Назад
Company hidden
1 день назад

Principal ASIC Design Engineer (AI)

Формат работы
remote (только USA)
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Principal ASIC Design Engineer (ASIC/AI): Designing and implementing high-performance SoCs for AI and HPC networking with an accent on high-speed data paths and packet processing logic. Focus on RTL implementation using Verilog/SystemVerilog, timing closure optimization, and post-silicon validation for advanced Ethernet protocols.

Location: Remote (Must be based in the United States)

Company

hirify.global delivers the world’s highest performance scale-out networking solutions for AI and HPC datacenters.

What you will do

  • Implement RTL designs using Verilog/System Verilog for high-speed data paths and packet processing logic.
  • Collaborate with verification engineers to create block- and system-level test plans to ensure design coverage.
  • Define timing constraints for RTL blocks and work with Physical Design engineers to optimize timing closure.
  • Support post-silicon validation, collaborating with hardware, firmware, and software teams to debug ASIC issues.
  • Contribute to performance optimization and power-aware design strategies for Host Fabric Interface subsystems.

Requirements

  • B.S. or M.S. degree in Computer Engineering, Electrical Engineering, or related field.
  • 8+ years of post-college experience in digital design with proficiency in Verilog and System Verilog.
  • Experience in RTL design for high-speed data paths or packet processing in ASICs.
  • Deep understanding of Host Ethernet adaptor architectures.
  • Proven ability in system-level debug and root cause analysis of technical issues.
  • Must reside within the United States.

Nice to have

  • Knowledge of Ethernet architecture and networking protocols (50G, 100G, 400G).
  • Expertise in multiple clock domain designs and asynchronous interfaces.
  • 5+ years of experience with scripting languages such as TCL, Python, or Perl.
  • Familiarity with EDA tools like Design Compiler, Spyglass, or PrimeTime.

Culture & Benefits

  • Competitive compensation package including equity, cash, and performance-based incentives.
  • Comprehensive medical, dental, and vision coverage, plus disability and life insurance.
  • 401(k) with company match.
  • Open Time Off (OTO) and generous paid holidays.
  • Dynamic, flexible work environment collaborating with semiconductor industry experts.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →