Назад
Company hidden
1 день назад

Principal Engineer, Analog IC Design

174 530 - 261 400$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Principal Engineer, Analog IC Design: Architect and design high-performance analog and mixed-signal circuits for industry-leading networking transceivers with an accent on PLL, data converters, oscillators, and high-speed SerDes blocks (CTLE, FFE, DFE, CDR, line driver). Focus on developing new techniques for next-generation SERDES, supervising analog layouts in advanced process nodes, system verification, silicon bring-up, debug, and project leadership.

Location: Santa Clara, CA (onsite, full-time). Position requires eligibility for access to U.S. export-controlled technology; non-U.S. citizens/permanent residents may need export license approval.

Salary: $174,530 - 261,400 per annum

Company

hirify.global builds semiconductor solutions that power data infrastructure for enterprise, cloud, AI, and carrier architectures.

What you will do

  • Design analog circuits including PLL, data converters, oscillators, and high-speed SerDes blocks.
  • Develop new techniques for next-generation SERDES.
  • Lead projects and manage analog design efforts.
  • Supervise analog layouts in advanced process nodes like FinFet.
  • Perform system verification, create circuit design specs.
  • Handle silicon bring-up, debug, support, and team communication/documentation.

Requirements

  • Master’s/PhD in Electrical Engineering or related + 6+ years experience.
  • Strong analog design fundamentals; experience with PLL, data converters, oscillators, high-speed SerDes (CTLE, FFE, DFE, CDR, PLL, line driver).
  • Proficiency in analog design/verification tools (Virtuoso, Spectre, ADE, post-layout extraction).
  • Knowledge of signal integrity, noise reduction, Multi-GHz low-jitter clocks, analog layouts in FinFet.
  • Experience in system-level pre-tapeout validation, lab chip bring-up, debugging.
  • Strong communication and documentation skills.

Nice to have

  • Technical management experience.

Culture & Benefits

  • Comprehensive benefits: financial well-being (employee stock purchase plan), family support, mental/physical health resources, recognition awards.
  • Opportunity to innovate in purposeful technology for data infrastructure.
  • Support from internship to retirement stages of life.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →