Назад
Company hidden
1 день назад

Staff Analog Mixed Signal Design Engineer (Semiconductor)

110 400 - 147 200$
Формат работы
onsite
Тип работы
fulltime
Английский
b2
Страна
Canada
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Staff Analog Mixed Signal Design Engineer (Semiconductor): Contributing to the development of multi-tens of GHz analog or DSP-based transceivers with an accent on broadband channel equalization and clock-data-recovery solutions. Focus on transistor-level design, IC performance measurement, and correlating lab results with simulations in advanced CMOS nodes.

Location: Ottawa, Canada

Salary: $110,400–$147,200 CAD per annum

Company

hirify.global is a leader in semiconductor solutions that build the essential data infrastructure connecting enterprise, cloud, and AI architectures.

What you will do

  • Design high-performance analog and mixed-signal ICs using advanced CMOS nodes.
  • Perform analog custom layout and use EDA CAD tools for circuit development.
  • Conduct lab evaluation of designs and perform debug tasks to correlate silicon measurements with simulations.
  • Collaborate on the development of multi-tens of GHz analog or DSP equalization-based transceivers.
  • Address challenges in low-jitter clock generation, distribution, and control loop stability.
  • Participate in package-system integration and verification processes.

Requirements

  • MSc or PhD in Electrical Engineering with a focus on high-performance analog/mixed-signal ICs.
  • Proven experience in IC design including chip tape-out and lab evaluation.
  • Strong understanding of transistor-level design, device physics, and feedback loop stability.
  • Proficiency in EDA CAD tools and analog custom layout.
  • Ability to perform IC performance measurement and correlation.
  • Must be eligible to access export-controlled information as defined under U.S. law.

Nice to have

  • Project experience in ADC/DAC design, PLL/clock generation, or RF/High-Speed (10GHz+) issues.
  • Experience with Verilog coding and package-system integration.
  • Practical experience with advanced CMOS nodes, specifically FinFET.

Culture & Benefits

  • Competitive base compensation package.
  • Comprehensive benefits aimed at supporting professional growth and work-life balance.
  • Collaborative, transparent, and inclusive work environment.
  • Access to resources for long-term career development and innovation.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →

Текст вакансии взят без изменений

Источник - загрузка...