Назад
Company hidden
2 дня назад

Senior Staff Digital Design Engineer

118 700 - 158 300CAD
Формат работы
onsite
Тип работы
fulltime
Грейд
senior/lead
Английский
b2
Страна
Canada
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Staff Digital Design Engineer: Assisting in chip design, verification, supporting back-end teams and timing closure with an accent on optical Ethernet Transceiver ASICs. Focus on high speed data path and control plane RTL blocks using Verilog, synthesis and backend resources.

Location: Ottawa, Canada

Salary: 118,700 - 158,300 CAD per annum

Company

hirify.global’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world.

What you will do

  • Participate in various aspects of chip design RTL development, synthesis, static timing analysis, formal equivalence, RTL lint, cross clock domain (CDC) analysis and functional verification.
  • Develop high speed data path and control plane RTL blocks using Verilog, synthesis and backend resources
  • Integrate vendor IP and support
  • Post-silicon debug and correlation
  • Develop ASIC specification and micro-architecture of signal processing and communications algorithms
  • Assist in design automation of various aspects of the CAD EDA flow.

Requirements

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 5+ years of related professional experience. OR Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3+ years of experience.
  • 5+ years of experience (or equivalent) in multi-million gates digital/mixed-signal IC design at 16nm or smaller technology.
  • Familiarity with the entire design cycle from micro-architecture specification definition, verilog coding, synthesis and timing closure to post-silicon debug and support in lab environment.
  • Experience with Verilog, System Verilog, Python, and Unix Shell.
  • Experience in both RTL development (block and subsystem level) and gate level verification and debug.
  • Ability to multi-task and must be flexible and adaptable to a rapidly changing and demanding environment

Culture & Benefits

  • Competitive compensation and great benefits.
  • Workstyle within an environment of shared collaboration, transparency, and inclusivity.
  • Dedicated to giving people the tools and resources they need to succeed in doing work that matters, and to grow and develop.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →

Текст вакансии взят без изменений

Источник - загрузка...