Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
По международному рынку данных пока нет
На СНГ рынке: $3к/мес ($2.3к - $3.1к)
89
Крутая вакансия
развернуть
Чётко очерченная ведущая роль даёт доступ к новым Ethernet-платформам и ответственность за весь цикл разработки, что делает вакансию сильной возможностью для опытного FPGA-инженера.
Кликните для подробной информации
Только офисАктуальные технологииПолный цикл разработкиСильный продукт
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
FPGA Lead/Architect/Implementor (FPGA/Ethernet): Developing next-generation FPGA platforms for ultra-high-speed Ethernet traffic generation and analysis with an accent on architecture, RTL design, and implementation. Focus on multi-die FPGAs, 112/224Gbps SerDes, highly pipelined 400 MHz+ datapaths, hard-IP integration, and high-precision synchronization.
Location: Lyngby, Denmark; office-based
Company
Teledyne LeCroy Xena develops Ethernet test and measurement solutions for hyperscalers, network equipment manufacturers, and semiconductor companies.
What you will do
Define features and architectures for next-generation ultra-high-speed Ethernet platforms.
Design and implement RTL across the full FPGA development lifecycle.
Develop complex Layer 2/3/4 traffic generation and analysis and advanced Layer 1 Ethernet functionality.
Work with the latest multi-die FPGAs, SerDes technology, and FPGA hard IP including RSFEC, MACsec, PCIe, and SerDes.
Build highly pipelined, ultra-wide datapaths operating at 400 MHz+ and support high-precision synchronization.
Collaborate with FPGA placement-and-routing experts, vendors, customers, and engineering teams on architecture and product requirements.
Requirements
Preferably 8–10 years of experience leading advanced, high-speed FPGA architecture, design, and implementation, such as in datacom or telecom.
Experience architecting and developing large systems.
Experience with FPGA architecture and high-speed design using VHDL, Verilog, or SystemVerilog.
Experience with synthesis and simulation, preferably using Xilinx Vivado.
Experience with data communication, particularly high-speed Ethernet interfaces.
Experience with scripting, primarily Python.
Master’s or Bachelor’s degree in electronics or a similar engineering field.
Good written and spoken English required. Danish is advantageous but not required.
Self-driven, proactive, analytical, structured, goal-oriented, creative, flexible, and able to take technical leadership.
Nice to have
Experience implementing network protocols.
Danish language skills.
Culture & Benefits
Collaborative FPGA development environment with close cooperation across engineering functions.
Flat structure and open culture where technical contributions are heard.
Opportunity to work with engineering samples and the latest FPGA devices.
Team environment focused on knowledge sharing, technical discussion, and challenging solutions.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →