Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
Выше среднего
95к-100к CAD/год
61к CAD81к CADмедиана110к CAD
По похожим ролям (50) ~ 81к CAD/год
88
Хорошая вакансия
развернуть
Чётко описанная стажировка в известной компании по разработке чипов даёт практический опыт работы с современными интерфейсами и зарплату выше рыночного ориентира, но срочный формат для студентов не гарантирует долгосрочной занятости.
Кликните для подробной информации
Срочный форматСовременные технологииЗарплата выше рынкаПонятные задачи
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
FPGA IP Design Engineer - Intern (FPGA): Developing and verifying configurable IP cores and design flows for FPGA memory, chip-to-chip, and transceiver interfaces with an accent on RTL implementation, protocol architecture, and CAD tool integration. Focus on verification frameworks, hardware power-on and debug, simulation models, and supporting product releases and customer applications.
Location: Toronto, Ontario, Canada
Estimated salary range: $95K–$100K CAD annually.
Company
hirify.global’s IP Design and Flows team develops configurable FPGA intellectual property cores and user flows integrated with Quartus Prime CAD software.
What you will do
Define architectures and develop RTL based on memory, chip-to-chip, and transceiver interface protocols.
Develop design-entry flows for user configuration and integrate device support with CAD tools.
Develop verification IP, methodologies, frameworks, bus functional models, and regression tests.
Create design examples, simulation models, and technical documentation.
Support hardware power-on, debugging, product releases, rollouts, and customer technical support.
Requirements
Currently pursuing a Bachelor’s Degree in Computer Engineering, Engineering Science, Computer Science, Math, Electrical Engineering, or an equivalent field.
At least 3 months of experience in digital logic hardware design or verification using SystemVerilog, Verilog, and/or VHDL.
At least 3 months of experience in software programming or scripting using C/C++ and/or Python.
Strong communication, initiative, innovation, teamwork, problem-solving skills, attention to detail, accountability, integrity, and a results-oriented mindset.
Collaborative working style, strong influencing skills, and willingness to work across global teams.
Applicants must be eligible for any required Canada export authorizations.
Canadian work experience is not required.
Nice to have
Familiarity with FPGA development flows and tools such as Quartus.
Experience with hardware-software co-design or embedded systems projects.
Strong analytical and problem-solving skills.
Culture & Benefits
Full-time student/intern position with a fixed-term arrangement.
Work with a multidisciplinary engineering team across global teams.
Performance-based incentive opportunities are offered in addition to base salary.
Artificial intelligence is used to screen, assess, or select applicants.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →