Назад
Company hidden
8 дней назад

FPGA Digital Design Engineer (Satellite Communications)

131 000 - 181 000CAD
Формат работы
remote (только USA)
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US/Canada
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
FPGA Digital Design Engineer (Satellite Communications): Developing FPGA code, custom IP, and DSP or embedded-system interfaces for satellite digital payloads with an accent on signal modulation and demodulation, timing closure, and hardware testing. Focus on designing reliable FPGA systems, integrating vendor IP cores, and contributing to communications architecture for a future satellite constellation.

Location: Remote in Canada or the United States; Toronto, Ontario is also listed.

Salary: CAD 131,000–181,000 per year

Company

hirify.global develops satellite systems and operates a commercial optical data relay constellation for real-time space communications, on-orbit computing, and hosted payloads.

What you will do

  • Develop custom FPGA IP for new features in satellite digital payloads.
  • Design and improve DSP, signal modulation and demodulation, and embedded interfaces.
  • Participate in simulation, synthesis, place and route, timing closure, and hardware testing.
  • Integrate functionality from IP core vendors and improve the reliability of existing designs.
  • Collaborate with lead engineers on communications and network architecture for the future satellite constellation.
  • Contribute to conceptual design studies for new spacecraft.

Requirements

  • Bachelor’s degree in Computer Engineering, Electrical Engineering, or an equivalent field.
  • 5+ years of experience with FPGA and RTL design.
  • Experience with Verilog, SystemVerilog, or VHDL, with willingness to learn or transition to SystemVerilog.
  • Experience with Xilinx FPGAs, specifically Zynq and UltraScale.
  • Strong understanding of timing principles, including clock-domain crossing and timing closure.
  • Strong scripting skills and experience with FPGA and HDL simulation tools, such as Python, Tcl, csh/bash, Vivado, Quartus, and ModelSim.

Nice to have

  • Master’s degree in Computer or Electrical Engineering.
  • Experience with coherent digital demodulation for BPSK, QPSK, or QAM waveforms.
  • Experience with AXI, Wishbone, Avalon, JESD204B, PCIe, or SATA.
  • Experience with linting tools, Questa Sim, Riviera-Pro, Xilinx Versal, or RFSoC.
  • Experience designing printed circuit boards or knowledge of radio-frequency electronics.

Culture & Benefits

  • Remote workplace supporting work from Canada or the United States.
  • Inclusive and accessible environment welcoming diverse applicants.
  • Accommodation available during the recruitment process for applicants with disabilities.
  • Human recruiters participate throughout the hiring process, with AI-based tools assisting initial application review.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →