Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
Средняя
$95к-275к/год
$150к$160кмедиана$190к
По похожим ролям (50) ~ $160к/год
На СНГ рынке: $1.9к/мес ($1.8к - $3к)
84
Хорошая вакансия
развернуть
Чётко описанные задачи principal-уровня, зарплата на уровне рынка и серьёзные R&D-проекты делают вакансию привлекательной, но действующий допуск США и работа в офисе заметно ограничивают круг доступных специалистов.
Кликните для подробной информации
Нужен допускСовременный стекСильные R&D-проектыЗарплата на уровне рынкаПоддержка баланса
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Principal Digital ASIC Design Engineer (Advanced Digital IC Design): Designing and implementing high-performance digital ASICs from RTL through synthesis with an accent on transistor-level circuit design, advanced-node technologies, and hardware optimization. Focus on developing complex chip architectures, guiding physical layout and design-for-test, solving performance and power challenges, and leading multidisciplinary engineering teams.
Location: Onsite in Cambridge, Massachusetts, United States
Base salary: $95,000–$275,000 per year
Company
hirify.global is an independent nonprofit research and development company delivering engineering solutions for national challenges across defense, space exploration, biomedical engineering, and other application areas.
What you will do
Design and simulate transistor-level circuits for advanced digital ASICs.
Implement designs from RTL through synthesis and contribute to system-level architecture.
Optimize hardware for performance, power, and cost, including low-power designs and advanced CMOS nodes.
Evaluate complex algorithms and requirements for hardware feasibility and independently solve architectural challenges.
Guide physical layout, floor-planning, extracted-parasitic simulation, and design-for-test development.
Lead technical contributions, support proposals, and develop best practices for less experienced engineers.
Requirements
Bachelor’s degree in engineering or a related field; a master’s degree is preferred.
10+ years of ASIC hardware engineering experience with a bachelor’s degree, or 5–10 years with a master’s degree.
Experience with front-end digital systems design and Cadence or Synopsys design flows.
Fluency in SystemVerilog, Verilog, or VHDL, with familiarity with LINT, simulation, and synthesis.
Proficiency in integrated circuit design, semiconductor technology, computer architecture, and detailed design specifications.
Active U.S. Secret Clearance is required, and the position requires onsite work in Cambridge, MA.
Nice to have
Experience with CMOS advanced nodes below 32nm and successful tape-outs.
Experience with radiation-hardened electronics and low-power circuit design.
Familiarity with secure-system architectures, cryptographic encoders and decoders, or tagged processor architectures.
Experience leading and managing design teams.
Culture & Benefits
Collaborative, multidisciplinary research and development environment.
Programs supporting work-life balance and workplace flexibility.
Employee clubs, including photography and yoga.
Health and finance workshops, off-site social events, and discounts to local museums and cultural activities.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →