analog layoutelectromigrationcmoscadencesynopsysphysical verificationbicmosvirtuosocalibre perc
Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
Выше рынка
114к-182к CAD/год
96к CAD120к CADмедиана140к CAD
По похожим ролям (50) ~ 120к CAD/год
На СНГ рынке: $1.9к/мес ($1.4к - $3к)
89
Отличная вакансия
развернуть
В Company hidden хорошо очерченная инженерная роль в развитии оптических сетей, зарплата выше рыночного ориентира и есть хороший пакет льгот; главное ограничение - привязка к конкретным локациям.
Кликните для подробной информации
Привязка к локацииВыше рынкаСовременные технологииЧёткие задачиСвоя технология
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Senior Analog Layout Engineer (BiCMOS): Developing and optimizing block- and macro-level layouts for high-speed analog circuits in advanced BiCMOS and CMOS technologies with an accent on floor planning, physical verification, and high-performance optical modem implementation. Focus on evaluating layout trade-offs across circuit topologies, executing electromigration checks, improving design flows with automation, and mentoring junior layout engineers.
Annual salary: CAD 114,000–182,000 for the primary Canadian location. German compensation follows local currency and ranges.
Company
hirify.global develops high-speed connectivity infrastructure and optical fiber transmission solutions for next-generation telecommunications and broadband networks.
What you will do
Lead block- and macro-level layout development, including floor planning, layout creation, and optimization.
Evaluate layout feasibility across circuit topologies and collaborate with analog designers on implementation trade-offs.
Execute physical verification, parasitic extraction, and electromigration checks.
Deliver high-performance analog layouts for advanced optical fiber modem solutions.
Share knowledge, collaborate across the team, and mentor junior layout engineers.
Requirements
Bachelor’s degree in engineering, science, computer science, or another applicable scientific discipline.
Industrial experience in a leading analog high-speed layout role using advanced BiCMOS and/or CMOS technologies.
Experience with analog design tools including Cadence Virtuoso, Mentor Calibre PERC, PEX, and Synopsys tools.
Successful history of analog circuit product deliveries.
Ability to work independently, collaborate effectively, and solve complex technical problems methodically.
Excellent written and verbal English communication skills.
Nice to have
Experience with deep-submicron CMOS.
Experience developing automation scripts and PCells for layout design flows.
Experience with digital synthesis and place-and-route.
Culture & Benefits
Development opportunities and meaningful work in networking and connectivity technology.
Collaborative environment focused on innovation, integrity, inclusion, and knowledge sharing.
Medical, dental, and vision benefits, with DCPP company matching in Canada.
Employee Stock Purchase Program, Employee Assistance Program, paid holidays, sick leave, vacation, and applicable family leave.
Non-sales employees may be eligible for a discretionary incentive bonus.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →