6 дней назад
Architecture Intern, MS - Summer 2027 (ASIC/Datacenter)
31 - 62$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Architecture Intern, MS - Summer 2027 (ASIC/Datacenter): Defining architectures for complex datacenter products such as SmartNICs, servers, AI accelerators, and switches with an accent on silicon partitioning, IP selection, and packaging technology. Focus on coordinating customer and internal engineering requirements, evaluating CMOS and physical design considerations, and presenting custom silicon solutions.
Location: Burlington, Vermont, United States
Expected base pay: $31–$62 per hour
Company
develops semiconductor solutions for enterprise, cloud, AI, carrier, and data infrastructure applications.
What you will do
- Help define architectures for complex datacenter products, including SmartNICs, servers, AI accelerators, and switches.
- Evaluate silicon partitioning strategies, IP selection, and packaging technologies.
- Work with customers, engineering, marketing, and internal business units to develop custom ASIC solutions.
- Prepare presentations that map solutions to customer requirements.
- Document findings and present results to the architecture team.
Requirements
- Currently pursuing a Master's degree in Electrical Engineering, Computer Engineering, or a related field.
- Expected graduation between Fall 2027 and Summer 2028.
- Knowledge of CMOS technology and physical design flow.
- Strong problem-solving, communication, collaboration, and programming skills.
- Experience or knowledge of datacenter product system architectures is strongly appreciated.
- Applicants may need to be eligible to access technology controlled under U.S. export control laws; export license review may apply.
Culture & Benefits
- Collaborative, fast-paced environment involving customer and internal technology teams.
- Medical, dental, and vision coverage.
- Perks, discounts, mental health resources, and paid holidays.
- Additional compensation may be available for intern PhD candidates.
Hiring process
- Interviews evaluate individual experience, thought process, and communication skills.
- AI tools, transcription applications, automated answer generators, and note-taking bots are not permitted during interviews.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
6 дней назад
Circuit Design Intern, Master's or PhD (Summer 2027) (AI/Semiconductor)
20 - 40$
6 дней назад
Silicon Photonics Reliability Engineering Intern (Summer 2027)
20 - 40$
8 дней назад
Process Integration Intern (CMOS Technology Development)
20 - 40$
8 дней назад
Device Engineering Intern, ULP CMOS (Fall 2026)
20 - 40$
8 дней назад
Technology Architecture Engineering Intern (Semiconductor)
20 - 40$
6 дней назад
CMOS FEOL Reliability Engineering Intern (Semiconductors)
20 - 40$