Назад
Company hidden
10 дней назад

Senior Design/Verification Engineer (Mixed-Signal IC)

115 000 - 130 000CAD
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
Canada
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Senior Design/Verification Engineer (Mixed-Signal IC): Developing and verifying advanced digital subsystems within mixed-signal ICs for high-performance signal integrity applications with an accent on constrained-random verification, behavioral analog modeling, and mixed-level simulation. Focus on improving verification methodologies, guiding project execution, and mentoring engineers while supporting validation and qualification of the end product.

Location: Burlington, Ontario, Canada

Salary: CAD 115,000–130,000 per year

Company

hirify.global’s Signal Integrity Product Business Unit develops high-performance signal integrity ICs for data communications and video broadcast applications.

What you will do

  • Verify high-speed digital circuits using constrained-random verification methodologies.
  • Develop behavioral models for analog circuits and perform mixed-level analog/digital simulations.
  • Contribute to the definition, design, verification, and implementation of digital subsystems in mixed-signal ICs.
  • Create technical documentation and prepare project plans and schedules.
  • Coordinate with analog, system, validation, test, product, and marketing teams to meet customer and performance requirements.
  • Improve verification methodologies and provide technical guidance, leadership, and mentoring to other engineers.

Requirements

  • Bachelor’s degree in Electrical or Computer Engineering.
  • At least 5 years of relevant industry experience; more than 7 years is preferred.
  • Expertise in constrained-random verification using UVM, OVM, AVM, or VMM.
  • Experience with object-oriented programming; SystemVerilog is preferred.
  • Experience with Python, TCL, Perl, or C, plus working knowledge of PC and Unix/Linux operating systems.
  • Strong analytical, problem-solving, communication, organizational, and teamwork skills.

Culture & Benefits

  • Collaborative work with digital, analog, and physical design engineers.
  • Opportunities to contribute to verification best practices and company technical direction.
  • Support, resources, and career growth opportunities for technical professionals.
  • Pay-for-performance philosophy with a competitive compensation package.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →