Назад
Company hidden
11 дней назад

RTL2GDS IC Sr. Principal Design Engineer (Digital Implementation)

161 000 - 299 000$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
RTL2GDS IC Sr. Principal Design Engineer (Digital Implementation): Providing customer-facing technical support for advanced-node digital design implementation and signoff with an accent on synthesis, place and route, timing, power, and design closure. Focus on driving technical evaluations, debugging STA and SDC issues, automating flows with Tcl, Perl, and shell scripting, and improving EDA methodologies with R&D.

Location: San Jose, California, United States

Salary: $161,000–$299,000 annual salary, plus potential bonus, equity, and benefits.

Company

hirify.global develops digital IC design and electronic design automation technologies for advanced semiconductor development.

What you will do

  • Provide technical support for digital design implementation and signoff, including synthesis, place and route, design closure, and timing and power signoff.
  • Guide customers in using hirify.global technologies to achieve design goals and meet project schedules.
  • Conduct technical presentations, product demonstrations, evaluations, and benchmarks.
  • Collaborate with R&D to improve tools, methodologies, and customer-facing implementation flows.
  • Customize and enhance flows using Tcl and other programming skills, while capturing and applying best practices.
  • Support process-improvement business cases and mentor junior engineers.

Requirements

  • BS, MS, or PhD in Electrical Engineering with 10–12 years of relevant industry experience in digital design and EDA.
  • Strong understanding of the ASIC design implementation process and hands-on experience with place and route tools such as Innovus, ICC2, or Fusion Compiler.
  • Experience with synthesis tools including Genus, RTL Compiler, or Design Compiler, as well as EDA tools used in digital implementation and signoff flows.
  • Strong static timing analysis and SDC debugging abilities, with analytical skills covering digital implementation.
  • Essential automation experience with Perl, Tcl, and shell scripting.
  • Excellent customer interaction and presentation skills, with a proven record of working in a fast-paced environment.

Nice to have

  • Low-power analysis and clock design or analysis experience.
  • Hands-on experience with 7nm or 5nm technology nodes.

Culture & Benefits

  • Paid vacation and paid holidays.
  • 401(k) plan with employer match.
  • Employee stock purchase plan.
  • Medical, dental, and vision plan options.
  • Potential incentive compensation, including bonus and equity.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →