Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
ЗП не указана
На похожих ролях по рынку
$109к$143кмедиана$170к
50 в выборке
На СНГ рынке: $1.4к/мес ($1.1к - $1.4к)
70
Хорошая вакансия
развернуть
Роль четко определена с ясными обязанностями, но отсутствие информации о зарплате является недостатком, особенно на конкурентном рынке.
Кликните для подробной информации
Нет информации о зарплатеСильная компанияЧеткие обязанностиТребование поездок
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
ASIC Design Engineer (Digital ASICs/Printing Systems): Developing digital ASIC functional blocks and subsystems for Inkjet and LaserJet printing systems from RTL implementation through verification, silicon validation, and qualification with an accent on ASIC design flow, FPGA or software prototyping, and system integration. Focus on supporting silicon debug, automating design and verification workflows, and integrating processor, memory, and print data-path components.
Location: Singapore, South West, Singapore
Company
hirify.global develops printing systems that use digital ASIC components for Inkjet and LaserJet architectures.
What you will do
Design digital ASIC functional blocks and subsystems from specifications through RTL implementation, verification, silicon validation, and qualification.
Support silicon validation and debug activities under the guidance of senior engineers.
Collaborate on specifications, design reviews, technical documentation, and system integration.
Develop knowledge of Inkjet and LaserJet print architectures and data-path requirements.
Support FPGA or software-based prototyping for pre-silicon and post-silicon firmware development and system verification.
Improve design methodologies and automate engineering tools and workflows.
Requirements
Bachelor’s or master’s degree in Electrical Engineering, Computer Engineering, or a related field focused on VLSI or digital design.
At least 3 years of ASIC or SoC design experience.
Experience with digital ASIC/SoC design flow from RTL development through silicon characterization.
Familiarity with Synopsys and Cadence EDA tools for simulation, synthesis, static timing analysis, formal verification, and assertion-based verification.
Proficiency in Verilog or SystemVerilog and familiarity with Python, Perl, C, or C++.
Experience with Git or GitHub, analytical problem-solving, communication, and teamwork.
Nice to have
Knowledge of Inkjet or LaserJet printing technology.
FPGA design experience with Xilinx or Intel/Altera tools.
Experience with design database management, scripting, and design-flow automation.
Familiarity with ARM-based processors, AMBA/AXI/AHB/APB, DDR, Flash, or eMMC.
Experience using AI tools for design, verification, debugging, research, documentation, or problem-solving.
Culture & Benefits
Full-time engineering position in Singapore.
Cross-functional collaboration with experienced engineers and partner teams.
Approximately 25% travel.
No shift premium.
Relocation is not provided.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →