Назад
Company hidden
7 дней назад

Principal Engineer, Analog Design

153 000 - 265 000$
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Principal Engineer, Analog Design (Analog/Mixed-Signal ICs): Designing and validating analog and mixed-signal IP blocks such as amplifiers, data converters, references, regulators, and monitoring circuits with an accent on transistor-level CMOS design, PVT analysis, and parasitic-aware performance closure. Focus on Monte Carlo mismatch analysis, silicon bring-up and debugging, cross-functional integration, and mentoring junior engineers.

Location: Richardson, Texas, United States

Salary: $153,000–$265,000 per year

Company

hirify.global is a full-service semiconductor foundry providing design, development, and fabrication services with a global manufacturing footprint.

What you will do

  • Design and develop analog and mixed-signal IP blocks, including amplifiers, comparators, data converters, references, regulators, and monitoring circuits.
  • Contribute to architecture discussions, design tradeoff analysis, design reviews, and verification planning.
  • Perform transistor-level schematic design, simulation, and verification using industry-standard EDA tools.
  • Analyze performance across PVT corners, Monte Carlo mismatch, noise, and reliability conditions.
  • Collaborate with layout, verification, and SoC integration teams on parasitic-aware design and performance closure.
  • Support silicon bring-up, validation, debugging, documentation, and mentorship of junior design and layout engineers.

Requirements

  • Bachelor’s or master’s degree in electrical engineering or a related field.
  • 10–15 years of experience in analog or mixed-signal IC design.
  • Strong understanding of device operation, biasing, gain, bandwidth, stability, compensation, noise, mismatch, and process variation.
  • Experience with transistor-level design and simulation in CMOS technologies, including tools such as Cadence Virtuoso and Spectre.
  • Ability to run and analyze simulations across PVT and variability conditions.
  • Strong analytical, debugging, communication, documentation, and cross-functional collaboration skills.

Nice to have

  • Basic scripting with Python, MATLAB, or similar tools.
  • Experience owning analog blocks from specification through simulation.
  • Silicon validation, laboratory debugging, tape-out, or silicon-proven design experience.
  • Familiarity with layout concepts, parasitic effects, low-power design, and Bulk CMOS, FDSOI, or FinFET technologies.

Culture & Benefits

  • Work in a global, cross-functional semiconductor engineering environment.
  • Support Environmental, Health, Safety & Security requirements and programs.
  • Employment is subject to applicable pre-employment conditions and laws.
  • Equal opportunity workplace with a commitment to cultural diversity.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →