Назад
Company hidden
6 часов назад

Verification Engineer (AI Hardware)

Формат работы
onsite
Тип работы
fulltime
Грейд
middle
Английский
b2
Страна
UK
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Verification Engineer (AI Hardware): Building and verifying ML/AI integrated-circuit products for data-centre scale-out with an accent on RTL quality, hardware modelling, and software-driven verification workflows. Focus on developing testbenches, creating stimulus and checkers, closing functional coverage, and improving tape-out quality.

Location: Based in the Bristol or London office in the UK

Company

hirify.global develops chips and systems designed to accelerate inference for frontier AI models, targeting high-throughput generation and long-context workloads.

What you will do

  • Verify RTL releases for ML/AI integrated-circuit products designed for data-centre scale-out.
  • Work with modelling, system architecture, and RTL design colleagues on specifications, architecture, and verification workflows.
  • Build verification environments, create stimulus and checkers, and define and close functional coverage.
  • Develop functional models of hardware blocks and use software concepts to improve hardware verification practices.
  • Improve tape-out quality, reduce development costs, and contribute to architecture discussions.

Requirements

  • At least 3 years of relevant engineering experience is preferred.
  • Strong software skills in Python or another object-oriented language such as C++.
  • Understanding of digital hardware concepts.
  • Ability to read and debug RTL in SystemVerilog and familiarity with waveform debugging.
  • Detail-oriented, rigorous, collaborative, and willing to improve hardware and software development practices.

Nice to have

  • Pre-silicon RTL verification experience, including verification planning, testbench development, stimulus creation, modelling, checker creation, and coverage closure.
  • Transaction-level modelling with UVM, SystemC, or another methodology.
  • SystemVerilog Assertions, formal verification, commercial EDA tools, or multiple programming languages.
  • Experience with Cocotb, Verilator, Icarus Verilog, or monorepo development.

Culture & Benefits

  • High-autonomy role with ownership of execution and direct collaboration with senior leadership.
  • Close cooperation across hardware, software, silicon, and modelling teams.
  • Fast-paced, open, pragmatic, and collaborative working environment.
  • Competitive salary and meaningful equity.
  • Private medical, dental and vision coverage, contributory pension, 25 days of holiday plus bank holidays, and life or critical illness insurance.

Hiring process

  • Additional eligibility checks may be required because the work is subject to UK, US, and other international export-control regulations.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →