Назад
Company hidden
5 часов Π½Π°Π·Π°Π΄

Physical Design Engineer (Foundry)

122Β 440 - 232Β 190$
Π€ΠΎΡ€ΠΌΠ°Ρ‚ Ρ€Π°Π±ΠΎΡ‚Ρ‹
onsite
Π’ΠΈΠΏ Ρ€Π°Π±ΠΎΡ‚Ρ‹
fulltime
Π“Ρ€Π΅ΠΉΠ΄
middle/senior
Английский
b2
Π‘Ρ‚Ρ€Π°Π½Π°
US
Вакансия ΠΈΠ· списка Hirify.GlobalВакансия ΠΈΠ· Hirify RU Global, списка ΠΊΠΎΠΌΠΏΠ°Π½ΠΈΠΉ с восточно-СвропСйскими корнями
Для мэтча ΠΈ ΠΎΡ‚ΠΊΠ»ΠΈΠΊΠ° Π½ΡƒΠΆΠ΅Π½ Plus

ΠœΡΡ‚Ρ‡ & Π‘ΠΎΠΏΡ€ΠΎΠ²ΠΎΠ΄

Для мэтча с этой вакансиСй Π½ΡƒΠΆΠ΅Π½ Plus

ОписаниС вакансии

ВСкст:
/

TL;DR

Physical Design Engineer (Foundry): Transforming design concepts into manufacturable solutions for Si Interposers and Bridge designs with an accent on floor planning, place and route, and physical verification. Focus on optimizing signal integrity, power delivery, and reliability to ensure high-performance semiconductor manufacturing.

Location: Must be based on-site in Phoenix, Arizona, USA

Salary: $122,440–$232,190 USD

Company

hirify.global is a global leader in semiconductor manufacturing, delivering cutting-edge silicon process and packaging technology for the AI era.

What you will do

  • Perform physical design implementation from floor planning to manufacturing-ready databases.
  • Execute place and route, signal integrity analysis, and power analysis.
  • Conduct verification and signoff, including formal equivalence, layout, and electrical rule checking.
  • Optimize designs for signal integrity, power, reliability, and area density.
  • Collaborate with cross-functional teams to integrate physical design across multiple projects.
  • Develop and automate physical design methodologies to improve efficiency and scalability.

Requirements

  • US Citizenship required
  • Ability to obtain and maintain a US Government TS/SCI Security Clearance with Polygraph
  • Bachelor's degree in Electrical or Computer Engineering with 4+ years of experience (or Master's with 3+ years).
  • Proficiency in EDA tools such as Virtuoso, Innovus, ICC/ICC2, Calibre, UPF, RTL, and SPICE.
  • Experience with floor planning, route optimization, and power delivery design.
  • Proven track record of full chip physical design completion and verification for tape-in/tape-out.

Culture & Benefits

  • Competitive total compensation package including base pay and stock bonuses.
  • Comprehensive health, retirement, and vacation benefit programs.
  • Opportunity to work on state-of-the-art semiconductor manufacturing technology.
  • Collaborative environment focused on innovation and global impact.

Π‘ΡƒΠ΄ΡŒΡ‚Π΅ остороТны: Ссли Ρ€Π°Π±ΠΎΡ‚ΠΎΠ΄Π°Ρ‚Π΅Π»ΡŒ просит Π²ΠΎΠΉΡ‚ΠΈ Π² ΠΈΡ… систСму, ΠΈΡΠΏΠΎΠ»ΡŒΠ·ΡƒΡ iCloud/Google, ΠΏΡ€ΠΈΡΠ»Π°Ρ‚ΡŒ ΠΊΠΎΠ΄/ΠΏΠ°Ρ€ΠΎΠ»ΡŒ, Π·Π°ΠΏΡƒΡΡ‚ΠΈΡ‚ΡŒ ΠΊΠΎΠ΄/ПО, Π½Π΅ Π΄Π΅Π»Π°ΠΉΡ‚Π΅ этого - это мошСнники. ΠžΠ±ΡΠ·Π°Ρ‚Π΅Π»ΡŒΠ½ΠΎ ΠΆΠΌΠΈΡ‚Π΅ "ΠŸΠΎΠΆΠ°Π»ΠΎΠ²Π°Ρ‚ΡŒΡΡ" ΠΈΠ»ΠΈ ΠΏΠΈΡˆΠΈΡ‚Π΅ Π² ΠΏΠΎΠ΄Π΄Π΅Ρ€ΠΆΠΊΡƒ. ΠŸΠΎΠ΄Ρ€ΠΎΠ±Π½Π΅Π΅ Π² Π³Π°ΠΉΠ΄Π΅ β†’