Назад
Company hidden
1 час назад

Director, SoC Design Engineering

220 920 - 311 890$
Формат работы
hybrid
Тип работы
fulltime
Грейд
director
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Director, SoC Design Engineering (SoC Verification): Lead end-to-end functional verification for cutting-edge system-on-chip (SoC) designs with an accent on scalable, reusable verification methodologies and first-pass silicon success. Focus on architecting simulation/emulation/formal verification strategies, driving verification closure for critical interfaces, and integrating complex IPs while mentoring verification engineers and improving pre-silicon to post-silicon correlation.

Company

hirify.global builds scalable engineering solutions across product enablement, custom ASIC, and foundry enablement.

What you will do

  • Architect and define end-to-end SoC verification strategies across simulation, emulation, and formal verification.
  • Develop and execute block, subsystem, and SoC-level verification plans, including test benches and coverage models.
  • Lead verification closure for critical interfaces (AXI, ACE, CHI, and interconnect fabrics) and drive interface correctness.
  • Collaborate with SoC architects, RTL designers, and firmware teams on verification hooks, assertions, and coverage metrics.
  • Oversee verification of integrated IPs (PCIe Gen6/7, DDR5/6, Ethernet) and ensure successful SoC integration.
  • Lead emulation and performance modeling, debug complex pre-silicon issues, and mentor verification engineering teams.

Requirements

  • Bachelor’s (or BS) in Electrical Engineering, Computer Engineering, or related field with 12+ years of relevant experience.
  • 5+ years of people management experience.
  • Expertise in SystemVerilog and UVM/OVM verification methodologies.
  • Comprehensive knowledge of SoC microarchitecture, including coherency protocols, cache subsystems, and interconnect fabrics.
  • Proven experience with high-speed protocols such as PCIe, DDR, AXI, CHI, or NoC.
  • Hands-on experience with emulation/prototyping platforms (e.g., Palladium, Veloce, FPGA-based) and formal verification tools.

Culture & Benefits

  • Hybrid work model: split time between on-site at the assigned hirify.global site and off-site.
  • Total compensation includes competitive pay, stock bonuses, and benefits (health, retirement, vacation).
  • Annual salary range for US-located roles: $220,920.00–$311,890.00 USD.
  • Position of Trust requires an extended background investigation.

Hiring process

  • Interviews and evaluation of technical leadership and verification strategy experience.
  • Background investigation required for the Position of Trust.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →