Назад
Company hidden
20 часов назад

Principal Analog Design Engineer (Semiconductors)

64 500 - 86 000
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
Italy
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Principal Analog Design Engineer (Semiconductors): Designing high-speed analog circuits for optical transceivers with an accent on transistor-level design, layout supervision, and post-layout verification. Focus on developing advanced IC solutions for high-bandwidth communication infrastructure using deep submicron processes.

Location: Must be based in Pavia, Italy (On-site)

Salary: €64,500–€86,000 per annum

Company

hirify.global is a global leader in semiconductor solutions, providing essential infrastructure technology for data centers, cloud, and AI architectures.

What you will do

  • Analyze block specifications and select optimal circuit topologies.
  • Design analog blocks at the transistor level for high-speed optical transceivers.
  • Supervise custom layout activities and conduct post-layout verifications.
  • Model blocks and validate performance against specifications.
  • Take ownership of entire analog macros or IPs from architecture to lab characterization.
  • Train and mentor junior designers within the team.

Requirements

  • Master’s degree in Electrical Engineering (10+ years experience) or PhD (7+ years experience).
  • Proficiency in both spoken and written Italian and English (minimum B2 level).
  • Proven experience in independent IC design with full macro/IP ownership.
  • Solid expertise in analog design, preferably in the multi-GHz range.
  • Extensive experience in performing or supervising analog custom layout.
  • Must be eligible to access export-controlled information under U.S. law.

Nice to have

  • Direct project experience with Multi-Gbps electrical SerDes or electro-optical transceivers.
  • Experience with advanced CMOS nodes, including FinFET technologies.

Culture & Benefits

  • Competitive compensation and comprehensive benefits package.
  • Environment focused on shared collaboration, transparency, and inclusivity.
  • Opportunity to work on industry-leading, high-impact semiconductor technology.
  • Access to resources for professional growth and development.

Hiring process

  • Evaluation of individual experience and technical skills.
  • Note: Use of AI tools during interviews is strictly prohibited and will result in disqualification.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →